English
Language : 

W631GG6KB-15 Datasheet, PDF (141/158 Pages) Winbond – Double Data Rate architecture: two data transfers per clock cycle
W631GG6KB
9.16.2 AC Timing and Operating Condition for -12/12I/12A/12K/-15/15I/15A/15K speed grades
SYMBOL
SPEED GRADE
PARAMETER
DDR3-1600
(-12/12I/12A/12K)
MIN. MAX.
DDR3-1333
(-15/15I/15A/15K)
MIN. MAX.
UNITS NOTES
Common Notes
1, 2, 3, 4
Clock Input Timing
tCK(DLL-off) Minimum clock cycle time (DLL-off mode)
8

8

nS
45
tCK(avg) Average Clock Period
See ―Speed Bin‖ on See ―Speed Bin‖ on
page 134
page 133
pS
tCH(avg) Average CK/CK# high pulse width
0.47
0.53
0.47
0.53 tCK(avg)
tCL(avg) Average CK/CK# low pulse width
0.47
0.53
0.47
0.53 tCK(avg)
tCK(abs) Absolute Clock Period
Min.: tCK(avg)min + tJIT(per)min
Max.: tCK(avg)max + tJIT(per)max
pS
37
tCH(abs) Absolute CK/CK# high pulse width
0.43

0.43

tCK(avg) 38
tCL(abs) Absolute CK/CK# low pulse width
0.43

0.43

tCK(avg) 39
tJIT(per) Clock Period Jitter
-70
70
-80
80
pS
tJIT(per,lck) Clock Period Jitter during DLL locking period
-60
60
-70
70
pS
tJIT(cc) Cycle to Cycle Period Jitter

140

160
pS
tJIT(cc,lck)
Cycle to Cycle Period Jitter during DLL locking
period

120

140
pS
tJIT(duty) Clock Duty Cycle Jitter
Already included in tCH(abs) and tCL(abs)
pS
tERR(2per) Cumulative error across 2 cycles
-103
103
-118
118
pS
tERR(3per) Cumulative error across 3 cycles
-122
122
-140
140
pS
tERR(4per) Cumulative error across 4 cycles
-136
136
-155
155
pS
tERR(5per) Cumulative error across 5 cycles
-147
147
-168
168
pS
tERR(6per) Cumulative error across 6 cycles
-155
155
-177
177
pS
tERR(7per) Cumulative error across 7 cycles
-163
163
-186
186
pS
tERR(8per) Cumulative error across 8 cycles
-169
169
-193
193
pS
tERR(9per) Cumulative error across 9 cycles
-175
175
-200
200
pS
tERR(10per) Cumulative error across 10 cycles
-180
180
-205
205
pS
tERR(11per) Cumulative error across 11 cycles
-184
184
-210
210
pS
tERR(12per) Cumulative error across 12 cycles
-188
188
-215
215
pS
tERR(nper)
Cumulative error across n = 13, 14...49, 50
cycles
Min.: tJIT(per)min * (1 + 0.68 * ln(n))
Max.: tJIT(per)max * (1 + 0.68 * ln(n))
pS
7
- 141 -
Publication Release Date: Feb. 27, 2013
Revision A04