English
Language : 

JDP2S01T Datasheet, PDF (55/150 Pages) Toshiba Semiconductor – UHF~VHF Band RF Attenuator Applications
Philips Semiconductors
ISP1362
Single-chip USB OTG controller
9397 750 12337
Product data
The following features are supported:
• Single-cycle or burst transfers (up to 16 bytes per cycle)
• Programmable transfer direction (read or write)
• Multiple End-Of-Transfer (EOT) sources: internal conditions, short or empty packet
• Programmable signal levels on pins DREQ2 and DACK2.
13.4.1 Selecting an endpoint for the DMA transfer
The target endpoint for DMA access is selected using bits EPDIX[3:0] of the
DcDMAConfiguration register, as shown in Table 17. The transfer direction (read or
write) is automatically set by the EPDIR bit in the associated ECR, to match the
selected endpoint type (OUT endpoint: read; IN endpoint: write).
Asserting input DACK2 automatically selects the endpoint specified in the
DcDMAConfiguration register, regardless of the current endpoint used for the
I/O mode access.
Table 17: Endpoint selection for DMA transfer
Endpoint
identifier
EPIDX[3:0]
Transfer direction
EPDIR = 0
1
0010
OUT: read
2
0011
OUT: read
3
0100
OUT: read
4
0101
OUT: read
5
0110
OUT: read
6
0111
OUT: read
7
1000
OUT: read
8
1001
OUT: read
9
1010
OUT: read
10
1011
OUT: read
11
1100
OUT: read
12
1101
OUT: read
13
1110
OUT: read
14
1111
OUT: read
EPDIR = 1
IN: write
IN: write
IN: write
IN: write
IN: write
IN: write
IN: write
IN: write
IN: write
IN: write
IN: write
IN: write
IN: write
IN: write
13.4.2 8237 compatible mode
The 8237 compatible DMA mode is selected by clearing the DAKOLY bit of the
DcHardwareConfiguration register (see Table 114). The pin functions for this mode
are shown in Table 18.
Table 18: 8237 compatible mode: pin functions
Symbol Description
I/O
Function
DREQ2 DMA request of DC
O
DC requests a DMA transfer
DACK2 DMA acknowledge of DC I
DMA controller confirms the transfer
EOT
end of transfer
I
DMA controller terminates the transfer
RD
read strobe
I
instructs the DC to put data on the bus
WR
write strobe
I
instructs the DC to get data from the bus
Rev. 03 — 06 January 2004
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
55 of 150