English
Language : 

TLK3131_15 Datasheet, PDF (6/102 Pages) Texas Instruments – Single Channel Multi-Rate Transceiver
TLK3131
SLLS957A – DECEMBER 2008 – REVISED DECEMBER 2009
www.ti.com
List of Tables
2-1 Supported Protocol Rates and REFCLK Values ............................................................................. 12
2-2 Device Operation Modes ........................................................................................................ 16
2-3 RGMII – Lane To Functional Pin Mapping.................................................................................... 17
2-4 RTBI – Lane To Functional Pin Mapping ..................................................................................... 18
2-5 TBI – Lane To Functional Pin Mapping ....................................................................................... 19
2-6 GMII – Lane To Functional Pin Mapping...................................................................................... 20
2-7 EBI – Lane To Functional Pin Mapping ....................................................................................... 21
2-8 REBI – Lane To Functional Pin Mapping ..................................................................................... 22
2-9 NBI – Lane To Functional Pin Mapping ....................................................................................... 23
2-10 RNBI – Lane To Functional Pin Mapping ..................................................................................... 24
2-11 TBID – Lane To Functional Pin Mapping ..................................................................................... 25
2-12 NBID – Lane To Functional Pin Mapping ..................................................................................... 26
2-13 PHY_CONTROL_1............................................................................................................... 33
2-14 PHY_STATUS_1 ................................................................................................................. 33
2-15 PHY_IDENTIFIER_1............................................................................................................. 34
2-16 PHY_IDENTIFIER_2............................................................................................................. 34
2-17 PHY_EXT_STATUS ............................................................................................................. 34
2-18 PHY_CH_CONTROL_1 ......................................................................................................... 34
2-19 PHY_CH_CONTROL_2 ......................................................................................................... 35
2-20 PHY_RX_CTC_FIFO_STATUS ................................................................................................ 36
2-21 PHY_TX_CTC_FIFO_STATUS ................................................................................................ 36
2-22 PHY_TX_WIDE_FIFO _STATUS .............................................................................................. 36
2-23 PHY_TEST_PATTERN_SYNC_STATUS..................................................................................... 36
2-24 PHY_TEST_PATTERN_COUNTER ........................................................................................... 37
2-25 PHY_CRPAT_PATTERN_COUNTER_1 ..................................................................................... 37
2-26 PHY_CRPAT_PATTERN_COUNTER_2 ..................................................................................... 37
2-27 PHY_TEST_MODE_CONTROL................................................................................................ 37
2-28 PHY_CHANNEL_STATUS...................................................................................................... 37
2-29 PHY_PRBS_HIGH_SPEED_TEST_COUNTER ............................................................................. 37
2-30 PHY_EXT_ADDRESS_CONTROL ............................................................................................ 37
2-31 PHY_EXT_ADDRESS_DATA .................................................................................................. 38
2-32 SERDES_PLL_CONFIG ........................................................................................................ 38
2-33 PLL Multiplier Control ............................................................................................................ 38
2-34 SERDES_RATE_CONFIG_TX_RX............................................................................................ 39
2-35 SERDES_RX0_CONFIG ....................................................................................................... 39
2-36 SERDES_RX1_CONFIG ....................................................................................................... 39
2-37 SERDES_TX0_CONFIG ........................................................................................................ 40
2-38 SERDES_TX1_CONFIG ........................................................................................................ 40
2-39 Transmit De-emphasis Control ................................................................................................. 40
2-40 Output Swing Control ............................................................................................................ 40
2-41 SERDES_TEST_CONFIG_TX ................................................................................................. 41
2-42 SERDES_TEST_CONFIG_RX ................................................................................................ 41
2-43 SERDES_RX0_STATUS ....................................................................................................... 41
2-44 SERDES_RX1_STATUS........................................................................................................ 42
2-45 SERDES_TX0_STATUS ....................................................................................................... 42
2-46 SERDES_TX1_STATUS ........................................................................................................ 42
6
List of Tables
Copyright © 2008–2009, Texas Instruments Incorporated