TLK3131_15 Datasheet, PDF (55/102 Pages) Texas Instruments – Single Channel Multi-Rate Transceiver

TLK3131
www.ti.com
SLLS957A – DECEMBER 2008 – REVISED DECEMBER 2009
• RX equalization settings
– Write 4’b0001 to 36866.15:12 to turn on adaptive equalization (4’b0000 is off)
– Write 2’b01 to 36866.3:2 for AC coupled mode (2’b00 is DC coupled mode)
• TX DLL Offset
– Write 16'h0028 to 37888 TX0_DLL_CONTROL
• Poll Serdes PLL Status for Locked State
– Read 36891.4,0 SERDES_PLL_STATUS – PLL_LOCK_TX/RX
– Keep polling until both bits are high.
• Issue Data path Reset
– Write 1’b1 to 16.11
– Write 1’b0, then 1’b1, followed by 1’b0 to 37636.14.
• Clear Latched Registers
– Read 1 PHY_STATUS_1 to clear
– Read 18 PHY_RX_CTC_FIFO_STATUS to clear
– Read 19 PHY_TX_CTC_FIFO_STATUS to clear
– Read 28 PHY_CHANNEL_STATUS to clear
– Read 36891 SERDES_PLL_STATUS to clear
• Operational Mode Status
– Read Verify 1.2 PHY_STATUS_1 – Link Status (1’b1)
– Read Verify 18.15 PHY_RX_CTC_FIFO_STATUS – RX_CTC_Reset (1’b0)
– Read Verify 19.15 PHY_TX_CTC_FIFO_STATUS – TX_FIFO_Reset_1Gx (1’b0)
– Read Verify 28.13:12 PHY_CHANNEL_STATUS – Enc/Dec Invalid Code Word (2’b00)
– Read Verify 36891.4 SERDES_PLL_STATUS – PLL_LOCK_RX (1’b1)
– Read Verify 36891.0 SERDES_PLL_STATUS – PLL_LOCK_TX (1’b1)
Copyright © 2008–2009, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TLK3131
Device Reset Requirements/Procedure
55