TLK3131_15 Datasheet, PDF (32/102 Pages) Texas Instruments – Single Channel Multi-Rate Transceiver

TLK3131
SLLS957A – DECEMBER 2008 – REVISED DECEMBER 2009
www.ti.com
MDC
MDIO
0
1
0
1
PA [4:0]
5 'h1 F
1
0
DATA
1
32 "1's"
Preamble
Start
Write
Code
PHY
REG
Turn
Addr
Addr
Around
Data
Idle
Figure 2-24. CL22 – Indirect Address Method – Data Write
Following timing diagrams illustrate an example read transaction to read contents of Register 16’h9000
using indirect addressing in Clause 22.
MDC
MDIO
0
1
0
1
PA [4:0]
5 'h1 E
1
0 16 'h9000
1
32 "1's"
Preamble
Start
Write
Code
PHY
REG
Turn
Addr
Addr
Around
Data
Idle
Figure 2-25. CL22 – Indirect Address Method – Address Write
MDC
MDIO
Pu1
0
1
1
0 ^{PA4 PA0}
5’h1F
0 D15 D0
1
32 "1's"
Preamble
Start
Read
Code
Turn
PHY
REG
Around
Data
Idle
Addr
Addr
(1) Note that the 1 in the Turn Around section is externally pulled up, and driven to Z by TLK3131.
Figure 2-26. CL22 – Indirect Address Method – Data Read
The IEEE 802.3 Clause 22/45 specification defines many of the registers, and additional registers have
been implemented for expanded functionality.
32
Detailed Description
Submit Documentation Feedback
Product Folder Link(s): TLK3131
Copyright © 2008–2009, Texas Instruments Incorporated