LM3S5R36_13 Datasheet, PDF (31/1063 Pages) Texas Instruments – LM3S5R36 Microcontroller

NRND: Not recommended for new designs.
Stellaris^® LM3S5R36 Microcontroller
Register 39:
Register 40:
Register 41:
Register 42:
Register 43:
Register 44:
Register 45:
Register 46:
Register 47:
Register 48:
Register 49:
Register 50:
Register 51:
Register 52:
Register 53:
Register 54:
Register 55:
Register 56:
Register 57:
Register 58:
Register 59:
Register 60:
Register 61:
Register 62:
Register 63:
Register 64:
Register 65:
Register 66:
Register 67:
Register 68:
Register 69:
Register 70:
Register 71:
Register 72:
Register 73:
Register 74:
Register 75:
Register 76:
Register 77:
Register 78:
Register 79:
Register 80:
Register 81:
Register 82:
Register 83:
Register 84:
Register 85:
Register 86:
PWM3 Compare A (PWM3CMPA), offset 0x118 ............................................................... 927
PWM0 Compare B (PWM0CMPB), offset 0x05C ............................................................. 928
PWM1 Compare B (PWM1CMPB), offset 0x09C ............................................................. 928
PWM2 Compare B (PWM2CMPB), offset 0x0DC ............................................................. 928
PWM3 Compare B (PWM3CMPB), offset 0x11C .............................................................. 928
PWM0 Generator A Control (PWM0GENA), offset 0x060 ................................................. 929
PWM1 Generator A Control (PWM1GENA), offset 0x0A0 ................................................. 929
PWM2 Generator A Control (PWM2GENA), offset 0x0E0 ................................................. 929
PWM3 Generator A Control (PWM3GENA), offset 0x120 ................................................. 929
PWM0 Generator B Control (PWM0GENB), offset 0x064 ................................................. 932
PWM1 Generator B Control (PWM1GENB), offset 0x0A4 ................................................. 932
PWM2 Generator B Control (PWM2GENB), offset 0x0E4 ................................................. 932
PWM3 Generator B Control (PWM3GENB), offset 0x124 ................................................. 932
PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 ................................................. 935
PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 ................................................. 935
PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8 ................................................. 935
PWM3 Dead-Band Control (PWM3DBCTL), offset 0x128 ................................................. 935
PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C .............................. 936
PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC .............................. 936
PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC .............................. 936
PWM3 Dead-Band Rising-Edge Delay (PWM3DBRISE), offset 0x12C .............................. 936
PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070 .............................. 937
PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0 .............................. 937
PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0 .............................. 937
PWM3 Dead-Band Falling-Edge-Delay (PWM3DBFALL), offset 0x130 .............................. 937
PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074 .................................................... 938
PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4 .................................................... 938
PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4 .................................................... 938
PWM3 Fault Source 0 (PWM3FLTSRC0), offset 0x134 .................................................... 938
PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078 .................................................... 940
PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8 .................................................... 940
PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8 .................................................... 940
PWM3 Fault Source 1 (PWM3FLTSRC1), offset 0x138 .................................................... 940
PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C ..................................... 943
PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC ..................................... 943
PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC ..................................... 943
PWM3 Minimum Fault Period (PWM3MINFLTPER), offset 0x13C ..................................... 943
PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800 ............................................ 944
PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880 ............................................ 944
PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900 ............................................ 944
PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980 ............................................ 944
PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804 .................................................... 945
PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884 .................................................... 945
PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904 .................................................... 945
PWM3 Fault Status 0 (PWM3FLTSTAT0), offset 0x984 .................................................... 945
PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808 .................................................... 947
PWM1 Fault Status 1 (PWM1FLTSTAT1), offset 0x888 .................................................... 947
PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908 .................................................... 947
October 06, 2012
31
Texas Instruments-Production Data