LM3S5R36_13 Datasheet, PDF (28/1063 Pages) Texas Instruments – LM3S5R36 Microcontroller

Table of Contents
NRND: Not recommended for new designs.
Register 52:
Register 53:
Register 54:
Register 55:
Register 56:
Register 57:
Register 58:
Register 59:
Register 60:
Register 61:
Register 62:
Register 63:
Register 64:
Register 65:
Register 66:
Register 67:
Register 68:
Register 69:
Register 70:
Register 71:
Register 72:
Register 73:
Register 74:
Register 75:
Register 76:
Register 77:
Register 78:
Register 79:
Register 80:
Register 81:
Register 82:
Register 83:
Register 84:
Register 85:
Register 86:
Register 87:
Register 88:
Register 89:
Register 90:
Register 91:
Register 92:
Register 93:
Register 94:
Register 95:
Register 96:
Register 97:
Register 98:
Register 99:
USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112 ............... 837
USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122 ............... 837
USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132 ............... 837
USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142 ............... 837
USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152 ............... 837
USB Transmit Control and Status Endpoint 6 Low (USBTXCSRL6), offset 0x162 ............... 837
USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172 ............... 837
USB Transmit Control and Status Endpoint 8 Low (USBTXCSRL8), offset 0x182 ............... 837
USB Transmit Control and Status Endpoint 9 Low (USBTXCSRL9), offset 0x192 ............... 837
USB Transmit Control and Status Endpoint 10 Low (USBTXCSRL10), offset 0x1A2 ........... 837
USB Transmit Control and Status Endpoint 11 Low (USBTXCSRL11), offset 0x1B2 ........... 837
USB Transmit Control and Status Endpoint 12 Low (USBTXCSRL12), offset 0x1C2 .......... 837
USB Transmit Control and Status Endpoint 13 Low (USBTXCSRL13), offset 0x1D2 .......... 837
USB Transmit Control and Status Endpoint 14 Low (USBTXCSRL14), offset 0x1E2 ........... 837
USB Transmit Control and Status Endpoint 15 Low (USBTXCSRL15), offset 0x1F2 ........... 837
USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113 .............. 840
USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123 ............. 840
USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133 ............. 840
USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143 ............. 840
USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153 ............. 840
USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163 ............. 840
USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173 ............. 840
USB Transmit Control and Status Endpoint 8 High (USBTXCSRH8), offset 0x183 ............. 840
USB Transmit Control and Status Endpoint 9 High (USBTXCSRH9), offset 0x193 ............. 840
USB Transmit Control and Status Endpoint 10 High (USBTXCSRH10), offset 0x1A3 ......... 840
USB Transmit Control and Status Endpoint 11 High (USBTXCSRH11), offset 0x1B3 .......... 840
USB Transmit Control and Status Endpoint 12 High (USBTXCSRH12), offset 0x1C3 ......... 840
USB Transmit Control and Status Endpoint 13 High (USBTXCSRH13), offset 0x1D3 ......... 840
USB Transmit Control and Status Endpoint 14 High (USBTXCSRH14), offset 0x1E3 ......... 840
USB Transmit Control and Status Endpoint 15 High (USBTXCSRH15), offset 0x1F3 ......... 840
USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114 ........................... 843
USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124 ........................... 843
USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134 ........................... 843
USB Maximum Receive Data Endpoint 4 (USBRXMAXP4), offset 0x144 ........................... 843
USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154 ........................... 843
USB Maximum Receive Data Endpoint 6 (USBRXMAXP6), offset 0x164 ........................... 843
USB Maximum Receive Data Endpoint 7 (USBRXMAXP7), offset 0x174 ........................... 843
USB Maximum Receive Data Endpoint 8 (USBRXMAXP8), offset 0x184 ........................... 843
USB Maximum Receive Data Endpoint 9 (USBRXMAXP9), offset 0x194 ........................... 843
USB Maximum Receive Data Endpoint 10 (USBRXMAXP10), offset 0x1A4 ....................... 843
USB Maximum Receive Data Endpoint 11 (USBRXMAXP11), offset 0x1B4 ....................... 843
USB Maximum Receive Data Endpoint 12 (USBRXMAXP12), offset 0x1C4 ...................... 843
USB Maximum Receive Data Endpoint 13 (USBRXMAXP13), offset 0x1D4 ...................... 843
USB Maximum Receive Data Endpoint 14 (USBRXMAXP14), offset 0x1E4 ....................... 843
USB Maximum Receive Data Endpoint 15 (USBRXMAXP15), offset 0x1F4 ....................... 843
USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116 ............... 845
USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126 ............... 845
USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136 ............... 845
28
October 06, 2012
Texas Instruments-Production Data