HD64F7045F28V Datasheet, PDF (279/925 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7040 Series

CK
A21–A0
CSn
D15–D0
RD
WRH, WRL
DACK
Transfer source
address
Transfer destination
address
Data read cycle
(1st cycle)
Data write cycle
(2nd cycle)
Note: Transfer between external memories with DACK are output during read
cycle.
Figure 11.8 Example of Direct Address Transfer Timing in Dual Address Mode
239