MC68HC08AS20 Datasheet, PDF (335/386 Pages) Freescale Semiconductor, Inc – M68HC08 Microcontrollers

64 µs
200 µs
128 µs
ACTIVE
PASSIVE
a
ACTIVE
PASSIVE
a
b
ACTIVE
PASSIVE
ACTIVE
b
c
PASSIVE
c
(1) INVALID PASSIVE BIT
(2) VALID PASSIVE LOGIC 0
(3) VALID PASSIVE LOGIC 1
(4) VALID EOD SYMBOL
d
Figure 20-7. J1850 VPW Received Passive Symbol Times
Valid Passive Logic 0
See Figure 20-7(2). If the passive-to-active received transition
beginning the next data bit (or symbol) occurs between a and b, the
current bit would be considered a logic 0.
Valid Passive Logic 1
See Figure 20-7(3). If the passive-to-active received transition
beginning the next data bit (or symbol) occurs between b and c, the
current bit would be considered a logic 1.
Valid EOD Symbol
See Figure 20-7(4). If the passive-to-active received transition
beginning the next data bit (or symbol) occurs between c and d, the
current symbol would be considered a valid end-of-data symbol
(EOD).
MC68HC08AS20 — Rev. 4.1
Freescale Semiconductor
Advance Information
335