|
MC68HC08AS20 Datasheet, PDF (300/386 Pages) Freescale Semiconductor, Inc – M68HC08 Microcontrollers | |||
|
◁ |
SPE â SPI Enable Bit
This read/write bit enables the SPI module. Clearing SPE causes a
partial reset of the SPI. (See 18.10 Resetting the SPI.) Reset clears
the SPE bit.
1 = SPI module enabled
0 = SPI module disabled
SPTIEâ SPI Transmit Interrupt Enable Bit
This read/write bit enables CPU interrupt requests generated by the
SPTE bit. SPTE is set when a byte transfers from the transmit data
register to the shift register. Reset clears the SPTIE bit.
1 = SPTE CPU interrupt requests enabled
0 = SPTE CPU interrupt requests disabled
18.14.2 SPI Status and Control Register
The SPI status and control register contains flags to signal the following
conditions:
⢠Receive data register full
⢠Failure to clear SPRF bit before next byte is received (overflow
error)
⢠Inconsistent logic level on SS pin (mode fault error)
⢠Transmit data register empty
The SPI status and control register also contains bits that perform these
functions:
⢠Enable error interrupts
⢠Enable mode fault error detection
⢠Select master SPI baud rate
Advance Information
300
MC68HC08AS20 âRev. 4.1
Freescale Semiconductor
|
▷ |