English
Language : 

M16C62_M Datasheet, PDF (595/615 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES
Appendix 3 Setting register for pin function selected
Mitsubishi microcomputers
M16C / 62A Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Pin name P25/A5(/D5/D4)
Function selection
A5/D4
A5/D5
A5
P25
P25
P25
I/O Multiplexed bus
I/O Multiplexed bus
O Address output
I Port input (No pulled high)
I Port input (Pulled high)
O Port output
Pin name P24/A4(/D4/D3)
Function selection
A4/D3
A4/D4
A4
P24
P24
P24
I/O Multiplexed bus
I/O Multiplexed bus
O Address output
I Port input (No pulled high)
I Port input (Pulled high)
O Port output
Pin No.
67 (FP)
65 (GP)
Setting register
5,3E6h
X
X
X
X
X
5,3FCh
X
X
X
X
X
5,004h
0
1
X
1
0
4,004h
1
0
1
X
0
1,004h
X
X
X
X
X
0,004h
1
1
1
1
1
BYTE
L
L
H
H
X
0
0
X
X
0
0
X
0
1
X
X
0
0
X
1
X
X
X
0
0
X
5,3E6h Port P25 direction register
5,3FCh P24 to P27 pull-up control register
5,004h Multiplexed bus space select bit of processor mode register 0
4,004h Multiplexed bus space select bit of processor mode register 0
1,004h Processor mode bit of processor mode register 0
0,004h Processor mode bit of processor mode register 0
BYTE BYTE pin
Pin No.
68 (FP)
66 (GP)
Setting register
4,3E6h
X
X
X
X
X
5,3FCh
X
X
X
X
X
5,004h
0
1
X
1
0
4,004h
1
0
1
X
0
1,004h
X
X
X
X
X
0,004h
1
1
1
1
1
BYTE
L
L
H
H
X
0
0
X
X
0
0
X
0
1
X
X
0
0
X
1
X
X
X
0
0
X
4,3E6h Port P24 direction register
5,3FCh P24 to P27 pull-up control register
5,004h Multiplexed bus space select bit of processor mode register 0
4,004h Multiplexed bus space select bit of processor mode register 0
1,004h Processor mode bit of processor mode register 0
0,004h Processor mode bit of processor mode register 0
BYTE BYTE pin
Remarks Page
1-28
1-28
1-28
1-163
1-163
1-163
1-168
1-170
1-23
1-23
1-23
1-23
1-26
Remarks Page
1-28
1-28
1-28
1-163
1-163
1-163
1-168
1-170
1-23
1-23
1-23
1-23
1-26
Pin name P23/A3(/D3/D2)
Function selection
A3/D2
A3/D3
A3
P23
P23
P23
I/O Multiplexed bus
I/O Multiplexed bus
O Address output
I Port input (No pulled high)
I Port input (Pulled high)
O Port output
Pin No.
69 (FP)
67 (GP)
Setting register
3,3E6h
X
X
X
X
X
4,3FCh
X
X
X
X
X
5,004h
0
1
X
1
0
4,004h
1
0
1
X
0
1,004h
X
X
X
X
X
0,004h
1
1
1
1
1
BYTE
L
L
H
H
X
0
0
X
X
0
0
X
0
1
X
X
0
0
X
1
X
X
X
0
0
X
3,3E6h Port P23 direction register
4,3FCh P20 to P23 pull-up control register
5,004h Multiplexed bus space select bit of processor mode register 0
4,004h Multiplexed bus space select bit of processor mode register 0
1,004h Processor mode bit of processor mode register 0
0,004h Processor mode bit of processor mode register 0
BYTE BYTE pin
Remarks Page
1-28
1-28
1-28
1-163
1-163
1-163
1-168
1-170
1-23
1-23
1-23
1-23
1-26
2-278