M16C62_M Datasheet, PDF (414/615 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

UART
Example of wiring
Microcomputer
TxD2
RxD2
Mitsubishi microcomputers
M16C / 62A Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
SIM card
Example of operation (when direct format)
(1) Reception enabled
(2) Start reception
Tc
(3) Receiving is completed
(4) Data is read
(5) Parity error occurred
Transfer clock
Receive enable ^{“1”}
bit(RE)
“0”
RXD2 (Note)
TXD2 (Note)
Signal line level
(Note)
Receive
“1”
complete flag(RI) _{“0”}
Receive interrupt ^{“1”}
request bit(IR)
“0”
Start
bit
Parity Stop
bit
bit
ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
Since a parity error occurred, the
“L” level returns from TxD2
ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
Read to receive buffer
Read to receive buffer
Cleared to “0” when interrupt request is accepted, or cleared by software
Shown in ( ) are bit symbols.
The above timing applies to the following settings :
• Parity is enabled.
• One stop bit.
• Transmit interrupt cause select bit = “1”.
Tc = 16 (n + 1) / fi
fi : frequency of BRG2 count source (f1, f8, f32)
n : value set to BRG2
Note: TxD2 and RxD2 are connected in the manner of wired OR as shown in the connection diagram. So TxD2 and RxD2 ought to
become the same signal from the logical standpoint, but the output signals turn complex, so they are shown separately. Also,
the signal level resulting from connecting TxD2 and RxD2 is shown as a signal line level.
Figure 2.5.17. Operation timing of reception in UART mode (used for SIM interface)
2-97