M16C62_M Datasheet, PDF (213/615 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

Timing (Vcc = 3V)
Mitsubishi microcomputers
M16C / 62A Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
VCC = 3V
Switching characteristics (referenced to VCC = 3V, VSS = 0V at Topr = – 20^oC to 85^oC / – 40^oC to
85^oC (Note 3), CM15=“1” unless otherwise specified)
Table 1.23.38. Memory expansion and microprocessor modes
(when accessing external memory area with wait)
Symbol
Parameter
Measuring condition
td(BCLK-AD) Address output delay time
th(BCLK-AD) Address output hold time (BCLK standard)
th(RD-AD)
Address output hold time (RD standard)
th(WR-AD) Address output hold time (WR standard)
td(BCLK-CS) Chip select output delay time
th(BCLK-CS) Chip select output hold time (BCLK standard)
td(BCLK-ALE) ALE signal output delay time
Figure 1.23.7
th(BCLK-ALE)
td(BCLK-RD)
th(BCLK-RD)
ALE signal output hold time
RD signal output delay time
RD signal output hold time
td(BCLK-WR)
th(BCLK-WR)
td(BCLK-DB)
th(BCLK-DB)
WR signal output delay time
WR signal output hold time
Data output delay time (BCLK standard)
Data output hold time (BCLK standard)
td(DB-WR) Data output delay time (WR standard)
th(WR-DB) Data output hold time (WR standard)(Note2)
Note 1: Calculated according to the BCLK frequency as follows:
Standard
Min. Max.
60
4
0
0
60
4
60
–4
60
0
60
0
80
4
(Note1)
0
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
10 ⁹
td(DB – WR) =
– 80
f(BCLK)
[ns]
Note 2: This is standard value shows the timing when the output is off,
and doesn't show hold time of data bus.
Hold time of data bus is different by capacitor volume and pull-up
(pull-down) resistance value.
R
Hold time of data bus is expressed in
DBi
t = –CR X ln (1 – VOL / VCC)
C
by a circuit of the right figure.
For example, when VOL = 0.2VCC, C = 30pF, R = 1kΩ, hold time
of output “L” level is
t = – 30pF X 1kΩ X ln (1 – 0.2VCC / VCC)
= 6.7ns.
Note 3: Specify a product of -40°C to 85°C to use it.
1-194