HD6473258CP10 Datasheet, PDF (23/301 Pages) Renesas Technology Corp – Hitachi Single-Chip Microcomputer

Table 1-3. Pin Functions (2)
Type
Bus
control
Symbol I/O
IOS
O
Interrupt NMI
I
signals
IRQ0 to I
IRQ2
Operating MD1, I
mode MD0
control
Name and function
I/O Select: Goes low when the CPU accesses addresses H’FF00 to
H’FFFF in expanded mode. Can be used as a chip select signal
replacing the upper 8 bits of the address bus when external devices
are mapped onto high addresses.
NonMaskable Interrupt: Highest-priority interrupt request.
The NMIEG bit in the system control register determines whether
the interrupt is requested on the rising or falling edge of the NMI
input.
Interrupt Request 0 to 2: Maskable interrupt request pins.
Mode: Input pins for setting the MCU operating mode
according to the table below.
MD1 MD0
0
1
1
0
1
1
Mode
Mode 1
Mode 2
Mode 3
Description
Expanded mode with on-chip
ROM disabled
Expanded mode with on-chip
ROM enabled
Single-chip mode
16-Bit free- FTCI I
running
timer
FTOA, O
FTOB
FTI
I
8-Bit
TMO0, O
timer
TMO1
TMCI0, I
TMCI1
TMRI0, I
TMRI1
The inputs at these pins are latched in mode select bits 1 to 0
(MDS1 and MDS0) of the mode control register (MDCR) on the
rising edge of the RES signal.
FRT counter Clock Input: Input pin for an external clock
signal for the free-running timer.
FRT Output compare A and B: Output pins controlled by
comparators A and B of the free-running timer.
FRT Input capture: Input capture pin for the free-running timer.
8-bit TiMer Output (channels 0 and 1): Compare-match
output pins for the 8-bit timers.
8-bit TiMer Clock Input (channels 0 and 1):
External clock input pins for the 8-bit timer counters.
8-bit TiMer Reset Input (channels 0 and 1): High input
at these pins resets the 8-bit timers.
13