M30222 Datasheet, PDF (40/237 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

deUvnedloepr ^ment
Specifications in this manual are tentative and subject to change
MITSUBISHI MICROCOMPUTERS
M30222 Group
Rev. G
Overview of Interrupts
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Interrupt Enable Flag (I flag)
The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag
to “1” enables all maskable interrupts; setting it to “0” disables all maskable interrupts. This flag is set to “0”
after reset.
Interrupt Request Bit
The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is ac-
cepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt
request bit can also be set to "0" by software. (Do not set this bit to "1").
Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)
Set the interrupt priority level using the interrupt priority level select bits, which consists of three interrupt
control register bits. When an interrupt request occurs, the interrupt priority level is compared with the IPL of
the CPU flag register. The interrupt is enabled only when the priority level of the interrupt is higher than the
IPL. Therefore, setting the interrupt priority level to “0” disables the interrupt.
Table 1.19 shows the settings of interrupt priority levels and Table 1.20 shows the interrupt levels enabled,
according to the contents of the IPL.
The following are conditions under which an interrupt is accepted:
•interrupt enable flag (I flag) = 1
•interrupt request bit = 1 (set by hardware)
•interrupt priority level > IPL
The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are
independent, and they are not affected by one another.
Table 1.19. Settings of interrupt priority levels
Interrupt priority
level select bit
Interrupt priority
level
b2 b1 b0
000
001
010
Level 0 (interrupt disabled)
Level 1
Level 2
011
100
Level 3
Level 4
101
110
Level 5
Level 6
111
Level 7
Priority
order
Low
High
Table 1.20. Interrupt levels enabled
according to the contents of the IPL
IPL
IPL2 IPL1 IPL0
000
001
010
011
100
101
110
111
Enabled interrupt priority levels
Interrupt levels 1 and above are enabled
Interrupt levels 2 and above are enabled
Interrupt levels 3 and above are enabled
Interrupt levels 4 and above are enabled
Interrupt levels 5 and above are enabled
Interrupt levels 6 and above are enabled
Interrupt levels 7 and above are enabled
All maskable interrupts are disabled
1-41