English
Language : 

M30222 Datasheet, PDF (192/237 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
dUevnedloerpment
Specifications in this manual are tentative and subject to change
MITSUBISHI MICROCOMPUTERS
M30222 Group
Rev. G
CPU Rewrite Mode (Flash Memory Version)
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Erase All Command (2016/2016) (Erases all blocks regardless of lock status)
By writing the command code "2016" in the first bus cycle and the confirmation command code "2016" in the
second bus cycle that follows, the system starts erase all blocks (erase and erase verify). Whether the erase all
blocks command is terminated can be confirmed by reading the status register or the RY/BY status flag. When the
erase all blocks operation starts, the read status register mode is accessed automatically and the content of the
status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the erase operation
starts and is returned to "1" upon completion. The read status register mode remains active until the read array
command (FF16) is written. The Boot Block area is not affected by this command.
The RY/BY status flag is "0" during erase operation and "1" when the erase operation is completed as is the status
register bit 7.
At erase all blocks end, erase results can be checked by reading the status register. For details, refer to the
section where the status register is detailed.
Block Erase Command (2016/D016)
By writing the command code "2016" in the first bus cycle and the confirmation command code "D016" in the
second bus cycle that follows the block address of a flash memory block, the system initiates a block erase (erase
and erase verify) operation.
Whether the block erase operation is completed can be confirmed by reading the status register or the RY/BY
status flag. At the same time the block erase operation starts, the read status register mode is automatically
entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the
same time the clock erase operation starts and is returned to "1" upon completion of the block erase operation. In
this case, the read status register mode remains active until the Read Array command (FF16).
The RY/BY status flag is "0" during block erase operation and "1" when the block erase operation is completed as
is the status register bit 7. After the block erase operation is completed, the status register can be read out to
know the result of the block erase operation. For details, refer to the section where the status register is detailed.
1-193