M30222 Datasheet, PDF (124/237 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

M30222 Group ^{deUvnedSloeppr meceniftications}
in
this
manual
are
tentative
and
subject
to
MITSUBISHI
change
MICROCOMPUTERS
Rev. G
Clock Asynchronous Serial I/O Mode
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(a) Separate CTS/RTS pins function (UART0)
Setting the CTS/RTS separate bit (bit 6 of address 03B016) to "1" inputs/outputs the CTS signal and RTS
signal from different pins. Choose which to use, CTS or RTS, by use of the CTS/RTS function select bit (bit 2
of address 03A416). (See Fig. 1.97). This function is effective in UART0 only. With this function chosen, the
user cannot use the CTS/RTS function. Set "0" both to the CTS/RTS function select bit (bit 2 of address
03AC16) and to the CTS/RTS disable bit (bit 4 of address 03AC16).
Microcomputer
TXD0 (P63)
RXD0 (P62)
IC
IN
OUT
RTS0 (P6 0)
CTS0 (P64)
CTS
RTS
Note : The user cannot use CTS and RTS at the same time.
Fig. 1.97. The separate CTS/RTS pins function usage
(b) Sleep mode (UART0, UART1)
This mode is used to transfer data between specific microcomputers among multiple microcomputers
connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses 03A016,
03A816) is set to “1” during reception. In this mode, the unit performs receive operation when the MSB of the
received data = “1” and does not perform receive operation when the MSB = “0”.
(c) Function for switching serial data logic (UART2)
When the data logic select bit (bit 6 of address 037D16) is assigned 1, data is inverted in writing to the
transmission buffer register or reading the reception buffer register. Figure 1.98 shows the example of timing
for switching serial data logic.
Example of timing for switching serial data logic when LSB is first (parity enabled, one-stop bit)
Transfer clock ^{“H”}
“L”
TxD2 “H”
(no reverse) _{“L”}
TxD2 ^{“H”}
(reverse) _{“L”}
ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
Fig. 1.98. Timing for switching serial data logic
ST : Start bit
P : Even parity
SP : Stop bit
1-125