English
Language : 

PIC24FJ128GC010 Datasheet, PDF (52/472 Pages) Microchip Technology – 16-Bit Flash Microcontrollers with 12-Bit Pipeline A/D, Sigma-Delta A/D, USB On-The-Go and XLP Technology
TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP (CONTINUED)
File
Name
Addr
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
IPC16 00C4
—
CRCIP2 CRCIP1 CRCIP0
—
U2ERIP2 U2ERIP1 U2ERIP0
IPC18 00C8
—
—
—
—
—
—
—
—
IPC19 00CA
—
DAC2IP2 DAC2IP1 DAC2IP0
—
DAC1IP2 DAC1IP1 DAC1IP0
IPC20 00CC
—
U3TXIP2 U3TXIP1 U3TXIP0
—
U3RXIP2 U3RXIP1 U3RXIP0
IPC21 00CE
—
U4ERIP2 U4ERIP1 U4ERIP0
—
USB1IP2 USB1IP1 USB1IP0
IPC22 00D0
—
—
—
—
—
—
—
—
IPC23 00D2
—
—
—
—
—
—
—
—
IPC25 00D6
—
AMP1IP2 AMP1IP1 AMP1IP0
—
—
—
—
IPC26 00D8
—
—
—
—
—
FSTIP2 FSTIP1 FSTIP0
IPC29 00DE
—
—
—
—
—
—
—
—
INTTREG 00E0 CPUIRQ
r
VHOLD
—
ILR3
ILR2
ILR1
ILR0
Legend: — = unimplemented, read as ‘0’, r = Reserved, maintain as ‘0’. Reset values are shown in hexadecimal.
Bit 7
—
—
—
—
—
—
—
—
—
—
—
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
All
Resets
U1ERIP2 U1ERIP1 U1ERIP0
—
—
—
—
—
—
—
—
HLVDIP2 HLVDIP1 HLVDIP0
CTMUIP2 CTMUIP1 CTMUIP0
—
—
—
—
U3ERIP2 U3ERIP1 U3ERIP0
—
—
—
—
—
—
—
—
—
—
—
U4TXIP2 U4TXIP1 U4TXIP0
—
U4RXIP2 U4RXIP1 U4RXIP0
IC9IP2 IC9IP1 IC9IP0
—
OC9IP2 OC9IP1 OC9IP0
—
—
—
—
LCDIP2 LCDIP1 LCDIP0
SDA1IP2 SDA1IP1 SDA1IP0
—
AMP2IP2 AMP2IP1 AMP2IP0
JTAGIP2 JTAGIP1 JTAGIP0
—
—
—
—
VECNUM6 VECNUM5 VECNUM4 VECNUM3 VECNUM2 VECNUM1 VECNUM0
4440
0004
4440
4440
4400
0044
0044
4004
0444
0040
0000
TABLE 4-6: TIMER REGISTER MAP
File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
TMR1
0100
Timer1 Register
PR1
0102
Timer1 Period Register
T1CON
0104
TON
—
TSIDL
—
—
—
TIECS1 TIECS0
—
TGATE TCKPS1
TMR2
0106
Timer2 Register
TMR3HLD 0108
Timer3 Holding Register (for 32-bit timer operations only)
TMR3
010A
Timer3 Register
PR2
010C
Timer2 Period Register
PR3
010E
Timer3 Period Register
T2CON
0110
TON
—
TSIDL
—
—
—
TIECS1 TIECS0
—
TGATE TCKPS1
T3CON
0112
TON
—
TSIDL
—
—
—
TIECS1 TIECS0
—
TGATE TCKPS1
TMR4
0114
Timer4 Register
TMR5HLD 0116
Timer5 Holding Register (for 32-bit operations only)
TMR5
0118
Timer5 Register
PR4
011A
Timer4 Period Register
PR5
011C
Timer5 Period Register
T4CON
011E
TON
—
TSIDL
—
—
—
TIECS1 TIECS0
—
TGATE TCKPS1
T5CON
0120
TON
—
TSIDL
—
—
—
TIECS1 TIECS0
—
TGATE TCKPS1
Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.
TCKPS0
TCKPS0
TCKPS0
TCKPS0
TCKPS0
Bit 3
—
T32
—
T45
—
Bit 2
TSYNC
—
—
—
—
Bit 1
TCS
TCS
TCS
TCS
TCS
Bit 0
—
—
—
—
—
All
Resets
0000
FFFF
0000
0000
0000
0000
FFFF
FFFF
0000
0000
0000
0000
0000
FFFF
FFFF
0000
0000