English
Language : 

80546KF Datasheet, PDF (36/138 Pages) Intel Corporation – 64-bit Intel Xeon Processor MP with up to 8MB L3 Cache
Electrical Specifications
Table 2-17. GTL+ and AGTL+ Asynchronous Signal Group DC Specifications
Symbol
Parameter
Min
VIL
Input Low Voltage
0
VIH
Input High Voltage GTLREF + (10% * VTT)
VOH
Output High Voltage
IOL
Output Low Current
ILI
Input Leakage Current
N/A
ILO
Output Leakage Current
Ron
Buffer On Resistance
8
Max
GTLREF - (10% * VTT)
VTT
VTT
50
± 200
± 200
12
Unit Notes
V
2
V
3,4,6
V
1,4,6
mA
7
µA
8
µA
9
Ω
5
NOTES:
1. All outputs are open-drain.
2. VIL is defined as the voltage range at a receiving agent that will be interpreted as a logical low value.
3. VIH is defined as the voltage range at a receiving agent that will be interpreted as a logical high value.
4. VIH and VOH may experience excursions above VTT. However, input signal drivers must comply with the signal
quality specifications in Section 3.
5. Refer to the Processor Signal Integrity Models for I/V characteristics.
6. The VTT referred to in these specifications refers to instantaneous VTT.
7. The maximum output current is based on maximum current handling capability of the buffer and is not
specified into the test load.
8. Leakage to VSS with pin held at VTT
9. Leakage to VTT with pin held at 300 mV.
Table 2-18. SMBus Signal Group DC Specifications
Symbol
Parameter
Min
Max
VIL
VIH
VOL
IOL
ILI
ILO
CSMB
Input Low Voltage
-0.30
0.30 * SM_VCC
Input High Voltage 0.70 * SM_VCC
3.465
Output Low Voltage
0
0.400
Output Low Current
N/A
3.0
Input Leakage Current
N/A
± 10
Output Leakage Current
N/A
± 10
SMBus Pin Capacitance
15.0
Unit
V
V
V
mA
µA
µA
pF
Notes 1,2
3
NOTES:
1. These parameters are based on design characterization and are not tested.
2. All DC specifications for the SMBus signal group are measured at the processor pins.
3. Platform designers may need this value to calculate the maximum loading of the SMBus and to determine
maximum rise and fall times for SMBus signals.
36
64-bit Intel® Xeon™ Processor MP with up to 8MB L3 Cache Datasheet