PIC18F26K80-I Datasheet, PDF (571/622 Pages) Microchip Technology – 28/40/44/64-Pin, Enhanced Flash Microcontrollers with ECAN™ and nanoWatt XLP Technology

PIC18F66K80 FAMILY
FIGURE 31-12:
SCK
(CKPx = 0)
EXAMPLE SPI MASTER MODE TIMING (CKE = 1)
81
79
73
SCK
(CKPx = 1)
80
78
SDO
MSb
bit 6 - - - - - - 1
75, 76
SDI
MSb In
bit 6 - - - - 1
74
Note: Refer to Figure 31-3 for load conditions.
LSb
LSb In
TABLE 31-16: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)
Param.
No.
Symbol
Characteristic
Min
Max Units
73
TDIV2SCH, Setup Time of SDI Data Input to SCK Edge
TDIV2SCL
20
— ns
73A TB2B
Last Clock Edge of Byte 1 to the 1st Clock Edge 1.5 TCY + 40 — ns
of Byte 2
74
TSCH2DIL, Hold Time of SDI Data Input to SCK Edge
TSCL2DIL
40
— ns
75
TDOR
SDO Data Output Rise Time
—
25 ns
76
TDOF
SDO Data Output Fall Time
—
25 ns
78
TSCR
SCK Output Rise Time (Master mode)
—
25 ns
79
TSCF
SCK Output Fall Time (Master mode)
—
25 ns
80
TSCH2DOV, SDO Data Output Valid after SCK Edge
TSCL2DOV
—
50 ns
81
TDOV2SCH, SDO Data Output Setup to SCK Edge
TDOV2SCL
TCY
— ns
Conditions
 2010-2012 Microchip Technology Inc.
DS39977F-page 571