XRT79L71 Datasheet, PDF (364/441 Pages) Exar Corporation – 1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC

XRT79L71
REV. P1.0.3
PRELIMINARY
áç
1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
TRANSMIT ATM CELL PROCESSOR BLOCK - TRANSMIT ATM INTERRUPT ENABLE REGISTER
(ADDRESS = 0X1F0F)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Transmit Cell
Extraction
Interrupt
Enable
Transmit Cell
Insertion
Interrupt
Enable
Transmit Cell
Extraction
Memory
Overflow
Interrupt
Enable
Transmit Cell
Insertion
Memory
Overflow
Interrupt
Enable
Detection of
HEC Byte
Error Inter-
rupt Enable
Detection of
Transmit
UTOPIA Par-
ity Error Inter-
rupt Enable
R/O
R/O
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
BIT NUMBER
NAME
7-6
Unused
5
Transmit Cell Extraction
Interrupt Enable
4
Transmit Cell Insertion
Interrupt Enable
3
Transmit Cell Extraction
Memory Overflow Inter-
rupt Enable
TYPE
DESCRIPTION
R/W Transmit Cell Extraction Interrupt Enable:
This READ/WRITE bit-field permits the user to either enable or dis-
able the "Transmit Cell Extraction" Interrupt.
If the user enables this feature, then the Transmit ATM Cell Proces-
sor block will generate the "Transmit Cell Extraction" Interrupt any-
time it receives an incoming ATM cell (from the TxFIFO) and loads
this ATM cell into the "Transmit Extraction Memory" Buffer.
0 - Disables the "Transmit Cell Extraction" Interrupt.
1 - Enables the "Transmit Cell Extraction" Interrupt
R/W Transmit Cell Insertion Interrupt Enable:
This READ/WRITE bit-field permits the user to either enable or dis-
able the "Transmit Cell Insertion" Interrupt.
If the user enables this feature, then the Transmit ATM Cell Proces-
sor block will generate the "Transmit Cell Insertion" Interrupt anytime
a cell (residing in the "Transmit Cell Insertion" Buffer) is read out of
the "Transmit Cell Insertion" Buffer and is loaded into the "outbound"
ATM cell traffic.
0 - Disables the Transmit Cell Insertion Interrupt.
1 - Enables the Transmit Cell Insertion Interrupt.
R/W Transmit Cell Extraction Memory Overflow Interrupt Enable:
This READ/WRITE bit-field permits the user to either enable or dis-
able the "Transmit Cell Extraction Memory Overflow" Interrupt.
If the user enables this interrupt, then the Transmit ATM Cell Proces-
sor block will generate an interrupt any time an overflow event has
occurred in the "Transmit Cell Extraction Memory" buffer.
0 - Disables the Transmit Cell Extraction Memory Overflow Interrupt.
1 - Enables the Transmit Cell Extraction Memory Overflow Interrupt.
352