XRT79L71 Datasheet, PDF (343/441 Pages) Exar Corporation – 1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC

áç
PRELIMINARY
1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L71
REV. P1.0.3
RECEIVE ATM CELL PROCESSOR BLOCK - RECEIVE USER CELL FILTER # 3 - PATTERN REGISTER -
HEADER BYTE 4 (ADDRESS = 0X1777)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
User Cell Filter # 3 - Pattern Register - Byte 4 [7:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
BIT NUMBER
NAME
7-0
User Cell Filter # 3 - Pat-
tern Register - Header
Byte 4
TYPE
R/W
DESCRIPTION
User Cell Filter # 3 - Pattern Register - Header Byte 4:
The User Cell filtering criteria (for User Cell Filter # 3) is defined
based upon the contents of 9 read/write registers. These regis-
ters are the four "Receive ATM Cell Processor Block - Receive
User Cell Filter # 3 - Pattern Registers", the four "Receive ATM
Cell Processor Block - Receive User Cell Filter # 3 - Check Reg-
isters" and the "Receive ATM Cell Processor Block - Receive
User Cell Filter # 3 Control Register.
This READ/WRITE register, along with the "Receive ATM Cell
Processor Block - Receive User Cell Filter # 3 - Check Register -
Header Byte 4" permits the user to define the User Cell Filtering
criteria for "Octet # 4" of the incoming User Cell. The user will
write the header byte pattern (for Octet 4) that he/she wishes to
use as part of the "User Cell Filtering" criteria, into this register.
The user will also write in a value into the "Receive ATM Cell
Processor Block - Receive User Cell Filter # 3 - Check Register -
Header Byte 4" that indicates which bits within the first octet of
the incoming cells are to be compared with the contents of this
register.
331