XRT79L71 Datasheet, PDF (288/441 Pages) Exar Corporation – 1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC

XRT79L71
REV. P1.0.3
PRELIMINARY
áç
1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
RECEIVE ATM CELL PROCESSOR BLOCK - RECEIVE DISCARDED ATM CELL COUNT - BYTE 3
(ADDRESS = 0X172C)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Receive - Discarded ATM Cell Count[31:24]
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
BIT NUMBER
NAME
7-0
Receive -Discard ATM
Cell Count[31:24]
TYPE
RUR
DESCRIPTION
Receive - Discarded ATM Cell Count[31:24]:
These RESET-upon-READ bit-fields, along with that within the
"Receive ATM Cell Processor Block - Receive Discarded ATM
Cell Count - Bytes 2 through 0" registers contain the 32-bit
expression for the number of cells that have been discarded
since the last read of these registers.
This particular register byte contains the MSB (Most Significant
Byte) of this 32-bit value for the number of Received ATM cells.
NOTES:
1. The contents within these register bytes do not include
Idle Cells that have been discarded due to Idle Cell
Filtering.
2. The contents within these register bytes do include
those cells that have been discarded due to
"uncorrectable HEC byte errors", User Cell Filtering, or
improper writes into the Receive FIFO.3
3. If the number of Discarded ATM Cells reaches the value
"0xFFFFFFFF" then these registers will saturate to and
remain at this value (e.g., it will not overflow to
"0x00000000").
276