English
Language : 

DS925 Datasheet, PDF (90/109 Pages) Xilinx, Inc – DC and AC Switching Characteristics
Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics
X-Ref Target - Figure 22
+V
P
N
0
X-Ref Target - Figure 23
+V
Figure 22: Single-Ended Peak-to-Peak Voltage
Single-Ended
Peak-to-Peak
Voltage
ds925_single_peak_092115
Differential
0
Peak-to-Peak
Voltage
–V
P–N
Differential peak-to-peak voltage = (Single-ended peak-to-peak voltage) x 2
Figure 23: Differential Peak-to-Peak Voltage
ds925_diff_peak_092115
Table 113 summarizes the DC specifications of the clock input of the GTY transceivers in Zynq UltraScale+
MPSoCs. Consult www.xilinx.com/products/technology/high-speed-serial for further details.
Table 113: GTY Transceiver Clock DC Input Level Specification
Symbol
DC Parameter
VIDIFF
RIN
CEXT
Differential peak-to-peak input voltage
Differential input resistance
Required external AC coupling capacitor
Min
250
–
–
Typ
–
100
10
Max
2000
–
–
Units
mV
Ω
nF
Table 114: GTY Transceiver Clock Output Level Specification
Symbol
Description
Conditions
VOL
VOH
VDDOUT
Output high voltage for P and N
Output low voltage for P and N
Differential output voltage
(P–N), P = High
(N–P), N = High
RT = 100Ω across P and N signals
RT = 100Ω across P and N signals
RT = 100Ω across P and N signals
VCMOUT Common mode voltage
RT = 100Ω across P and N signals
Min
–
–
–
–
Typ
Max
–
–
Units
mV
mV
–
mV
–
mV
DS925 (v1.1) June 20, 2016
Advance Product Specification
www.xilinx.com
Send Feedback
90