English
Language : 

DS925 Datasheet, PDF (18/109 Pages) Xilinx, Inc – DC and AC Switching Characteristics
Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics
Table 16: Differential SelectIO DC Input and Output Levels
I/O
Standard
VICM (V)(1)
VID(V)(2)
VILHS(3) VIHHS(3)
VOCM(V)(4)
VOD(V)(5)
Min Typ Max Min Typ Max Min
Max Min Typ Max Min Typ Max
SUB_LVDS(8) 0.500 0.900 1.300 0.070 –
–
–
–
0.700 0.900 1.100 0.100 0.150 0.200
LVPECL
0.300 1.200 1.425 0.100 0.350 0.600
–
–
–
–
–
–
–
–
SLVS_400_18 0.070 0.200 0.330 0.140 – 0.450
–
–
–
–
–
–
–
–
SLVS_400_25 0.070 0.200 0.330 0.140 – 0.450
–
–
–
–
–
–
–
–
MIPI_DPHY_
DCI_HS(9)
0.070
0.330 0.070 –
– –0.040 0.460 0.150 0.200 0.250 0.140 0.200 0.270
Notes:
1. VICM is the input common mode voltage.
2. VID is the input differential voltage (Q – Q).
3. VIHHS and VILHS are the single-ended input high and low voltages, respectively.
4. VOCM is the output common mode voltage.
5. VOD is the output differential voltage (Q – Q).
6. LVDS_25 is specified in Table 22.
7. LVDS is specified in Table 23.
8. Only the SUB_LVDS receiver is supported in HD I/O banks.
9.
High-speed option
acceptable as long
for
as
tMhIePVI_INDPsHpeYc_iDficCaIt.ioTnheisVaIlDsommaxeitm. um
is
aligned
with
the
standard’s
specification.
A
higher
VID
is
Table 17: Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks
I/O Standard
VICM (V)(1)
Min Typ Max
VID (V)(2)
Min Max
VOL (V)(3)
Max
VOH (V)(4)
Min
IOL
mA
IOH
mA
DIFF_HSTL_I
0.300 0.750 1.125 0.100 –
0.400
VCCO – 0.400
8.0
DIFF_HSTL_I_18 0.300 0.900 1.425 0.100 –
0.400
VCCO – 0.400
8.0
DIFF_HSUL_12
0.300 0.600 0.850 0.100 –
20% VCCO
80% VCCO
0.1
DIFF_SSTL12
0.300 0.600 0.850 0.100 – (VCCO/2) – 0.150 (VCCO/2) + 0.150 14.25
DIFF_SSTL135
0.300 0.675 1.000 0.100 – (VCCO/2) – 0.150 (VCCO/2) + 0.150
8.9
DIFF_SSTL135_II 0.300 0.675 1.000 0.100 – (VCCO/2) – 0.150 (VCCO/2) + 0.150 13.0
DIFF_SSTL15
0.300 0.750 1.125 0.100 – (VCCO/2) – 0.175 (VCCO/2) + 0.175
8.9
DIFF_SSTL15_II 0.300 0.750 1.125 0.100 – (VCCO/2) – 0.175 (VCCO/2) + 0.175 13.0
DIFF_SSTL18_I
0.300 0.900 1.425 0.100 – (VCCO/2) – 0.470 (VCCO/2) + 0.470
8.0
DIFF_SSTL18_II 0.300 0.900 1.425 0.100 – (VCCO/2) – 0.600 (VCCO/2) + 0.600 13.4
–8.0
–8.0
–0.1
–14.25
–8.9
–13.0
–8.9
–13.0
–8.0
–13.4
Notes:
1. VICM is the input common mode voltage.
2. VID is the input differential voltage.
3. VOL is the single-ended low-output voltage.
4. VOH is the single-ended high-output voltage.
DS925 (v1.1) June 20, 2016
Advance Product Specification
www.xilinx.com
Send Feedback
18