DS925 Datasheet, PDF (16/109 Pages) Xilinx, Inc – DC and AC Switching Characteristics

Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics
PL I/O Levels
Table 13: SelectIO DC Input and Output Levels For HD I/O Banks^(1)(2)(3)
I/O
V_IL
Standard _{V, Min V, Max}
V_IH
V, Min
V, Max
V_OL
V, Max
V_OH
V, Min
I_OL
mA
I_OH
mA
HSTL_I
HSTL_I_18
HSUL_12
LVCMOS12
LVCMOS15
LVCMOS18
LVCMOS25
LVCMOS33
LVTTL
–0.300
–0.300
–0.300
–0.300
–0.300
–0.300
–0.300
–0.300
V_REF – 0.100 V_REF + 0.100
V_REF – 0.100 V_REF + 0.100
V_REF – 0.130 V_REF + 0.130
35% V_CCO
65% V_CCO
35% V_CCO
65% V_CCO
35% V_CCO
65% V_CCO
0.700
1.700
0.800
2.000
V_CCO + 0.300
V_CCO + 0.300
V_CCO + 0.300
V_CCO + 0.300
V_CCO + 0.300
V_CCO + 0.300
V_CCO + 0.300
3.400
–0.300
0.800
2.000
3.400
0.400
0.400
20% V_CCO
0.400
0.450
0.450
0.400
0.400
0.400
V_CCO – 0.400
V_CCO – 0.400
80% V_CCO
V_CCO – 0.400
V_CCO – 0.450
V_CCO – 0.450
V_CCO – 0.400
V_CCO – 0.400
2.400
8.0
8.0
0.1
Note 4
Note 5
Note 5
Note 5
Note 5
Note 5
–8.0
–8.0
–0.1
Note 4
Note 5
Note 5
Note 5
Note 5
Note 5
SSTL12
SSTL135
SSTL135_II
SSTL15
SSTL15_II
SSTL18_I
SSTL18_II
MIPI_DPHY_
DCI_LP⁽⁶⁾
–0.300
–0.300
–0.300
–0.300
–0.300
–0.300
–0.300
V_REF – 0.100 V_REF + 0.100
V_REF – 0.090 V_REF + 0.090
V_REF – 0.090 V_REF + 0.090
V_REF – 0.100 V_REF + 0.100
V_REF – 0.100 V_REF + 0.100
V_REF – 0.125 V_REF + 0.125
V_REF – 0.125 V_REF + 0.125
V_CCO + 0.300
V_CCO + 0.300
V_CCO + 0.300
V_CCO + 0.300
V_CCO + 0.300
V_CCO + 0.300
V_CCO + 0.300
V_CCO/2 – 0.150
V_CCO/2 – 0.150
V_CCO/2 – 0.150
V_CCO/2 – 0.175
V_CCO/2 – 0.175
V_CCO/2 – 0.470
V_CCO/2 – 0.600
V_CCO/2 + 0.150
V_CCO/2 + 0.150
V_CCO/2 + 0.150
V_CCO/2 + 0.175
V_CCO/2 + 0.175
V_CCO/2 + 0.470
V_CCO/2 + 0.600
–0.300
0.550
0.880
V_CCO + 0.300
0.050
1.100
14.25
8.9
13.0
8.9
13.0
8.0
13.4
0.01
–14.25
–8.9
–13.0
–8.9
–13.0
–8.0
–13.4
–0.01
Notes:
1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the UltraScale Architecture
SelectIO Resources User Guide (UG571).
3. POD10 and POD12 DC input and output levels are shown in Table 15, Table 19, Table 20, and Table 21.
4. Supported drive strengths of 4, 8, or 12 mA in HD I/O banks.
5. Supported drive strengths of 4, 8, 12, or 16 mA in HD I/O banks.
6. Low-power option for MIPI_DPHY_DCI.
DS925 (v1.1) June 20, 2016
Advance Product Specification
www.xilinx.com
Send Feedback
16