 English |
|
|
|
|
|
|
|
| HD6473837H Datasheet, PDF (85/562 Pages) Renesas Technology Corp – Hardware Manual | |||
| |||
| ◁ |
IRQ Edge Select Register (IEGR)
Bit
7
6
5
â
â
â
Initial value
1
1
1
Read/Write
â
â
â
4
IEG4
0
R/W
3
IEG3
0
R/W
2
IEG2
0
R/W
1
IEG1
0
R/W
0
IEG0
0
R/W
IEGR is an 8-bit read/write register, used to designate whether pins IRQ0 to IRQ4 are set to rising
edge sensing or falling edge sensing.
Bits 7 to 5âReserved Bits: Bits 7 to 5 are reserved; they are always read as 1, and cannot be
modified.
Bit 4âIRQ4 Edge Select (IEG4): Bit 4 selects the input sensing of pin IRQ4/ADTRG.
Bit 4: IEG4
0
1
Description
Falling edge of IRQ4/ADTRG pin input is detected
Rising edge of IRQ4/ADTRG pin input is detected
(initial value)
Bit 3âIRQ3 Edge Select (IEG3): Bit 3 selects the input sensing of pin IRQ3/TMIF.
Bit 3: IEG3
0
1
Description
Falling edge of IRQ3/TMIF pin input is detected
Rising edge of IRQ3/TMIF pin input is detected
(initial value)
Bit 2âIRQ2 Edge Select (IEG2): Bit 2 selects the input sensing of pin IRQ2/TMIC.
Bit 2: IEG2
0
1
Description
Falling edge of IRQ2/TMIC pin input is detected
Rising edge of IRQ2/TMIC pin input is detected
(initial value)
Bit 1âIRQ1 Edge Select (IEG1): Bit 1 selects the input sensing of pin IRQ1/TMIB.
Bit 1: IEG1
0
1
Description
Falling edge of IRQ1/TMIB pin input is detected
Rising edge of IRQ1/TMIB pin input is detected
(initial value)
68
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese