HD6433832S Datasheet, PDF (521/560 Pages) Renesas Technology Corp – single-chip microcomputers

SYSCR2—System control register 2
Bit
7
6
5
—
—
—
Initial value
1
1
1
Read/Write
—
—
—
H'F1
System control
4
3
2
1
0
NESEL DTON MSON SA1 SA0
0
0
0
0
0
R/W R/W R/W R/W R/W
Medium speed on flag
Subactive mode clock select
0 Operates in active (high-speed) mode
1 Operates in active (medium-speed) mode
Direct transfer on flag
0 0 φ _W/8
1 φ _W/4
1 _* φ _W/2
0 When a SLEEP instruction is executed in active mode, a transition is
made to standby mode, watch mode, or sleep mode.
When a SLEEP instruction is executed in subactive mode, a transition is
made to watch mode or subsleep mode.
1 When a SLEEP instruction is executed in active (high-speed) mode, a direct
transition is made to active (medium-speed) mode if SSBY = 0, MSON = 1, and
LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1.
When a SLEEP instruction is executed in active (medium-speed) mode, a direct
transition is made to active (high-speed) mode if SSBY = 0, MSON = 0, and
LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1.
When a SLEEP instruction is executed in subactive mode, a direct
transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0,
and MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = 1,
LSON = 0, and MSON = 1.
Noise elimination sampling frequency select
0 Sampling rate is φ_OSC/16
1 Sampling rate is φ_OSC/4
Note: * Don’t care
506