HD6433832S Datasheet, PDF (471/560 Pages) Renesas Technology Corp – single-chip microcomputers

Table A.1 Instruction Set (cont)
Addressing Mode/
Instruction Length (Bytes) Condition Code
Mnemonic
Operation
I HN Z VC
JSR @@aa:8
SP–2 → SP
PC → @SP
PC ← @aa:8
2 —————— 8
RTS
— PC ← @SP
SP+2 → SP
2 —————— 8
RTE
— CCR ← @SP
SP+2 → SP
PC ← @SP
SP+2 → SP
2
10
SLEEP
— Transit to power-down
state
2 —————— 2
LDC #xx:8, CCR
B #xx:8 → CCR
2
2
LDC Rs, CCR
B Rs8 → CCR
2
2
STC CCR, Rd
B CCR → Rd8
2
—————— 2
ANDC #xx:8, CCR
B CCR∧#xx:8 → CCR
2
2
ORC #xx:8, CCR
B CCR∨#xx:8 → CCR
2
2
XORC #xx:8, CCR
B CCR⊕#xx:8 → CCR
2
2
NOP
— PC ← PC+2
2 —————— 2
Notes: (1) Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0.
(2) If the result is zero, the previous value of the flag is retained; otherwise the flag is
cleared to 0.
(3) Set to 1 if decimal adjustment produces a carry; otherwise retains value prior to
arithmetic operation.
(4) The number of states required for execution is 4n + 9 (n = value of R4L).
(5) Set to 1 if the divisor is negative; otherwise cleared to 0.
(6) Set to 1 if the divisor is zero; otherwise cleared to 0.
456