English
Language : 

HD6433832S Datasheet, PDF (226/560 Pages) Renesas Technology Corp – single-chip microcomputers
Block Diagram
Figure 9.8 shows a block diagram of timer G.
φ
φ W/2
PSS
TMG
ICRGF
Level
sense
circuit
TMIG
NCS
Noise
canceller
circuit
Edge
sense
circuit
TCG
ICRGR
Notation:
TMG: Timer mode register G
TCG: Timer counter G
ICRGF: Input capture register GF
ICRGR: Input capture register GR
IRRTG: Timer G interrupt request flag
NCS: Noise canceller select
PSS: Prescaler S
Figure 9.8 Block Diagram of Timer G
Pin Configuration
Table 9.14 shows the timer G pin configuration.
Table 9.14 Pin Configuration
Name
Timer G capture input
Abbrev.
TMIG
I/O
Input
Function
Timer G capture input
IRRTG
211