English
Language : 

HD6433832S Datasheet, PDF (255/560 Pages) Renesas Technology Corp – single-chip microcomputers
Bit 1: ABT
0
1
Description
Clearing conditions:
After reading ABT = 1, cleared by writing 0 to ABT
Setting conditions:
When pin CS goes high during a transfer
(initial value)
Bit 0—Start Flag (STF): Bit 0 controls the start of a transfer. If bit CS = 0 in PMR2, setting bit
STF to 1 causes SCI2 to start transferring data. If bit CS = 1 in PMR2, SCI2 starts transferring
data when CS goes low. This bit stays at 1 during the transfer or while waiting for CS input; it is
cleared to 0 after the transfer is completed or when the transfer is aborted by CS. It can therefore
be used as a busy flag.
Clearing this bit to 0 during a transfer aborts the transfer. The contents of the (32-byte) serial data
buffer and of internal registers other than SCSR2 remain unchanged.
Bit 0: STF
0
1
Description
Read: Indicates that transfer is stopped
Write: Stops a transfer operation
Read: Indicates transfer in progress or waiting for CS input
Write: Starts a transfer operation
(initial value)
10.3.3 Operation
SCI2 has a 32-byte serial data buffer, making possible continuous transfer of up to 32 bytes of data
with one operation. SCI2 transmits and receives data in synchronization with clock pulses.
Depending on register settings, it can transmit, receive, or transmit and receive simultaneously.
When transmission is set, the serial data buffer values are retained after the transmission is
completed.
Either an internal clock or external clock may be selected as the serial clock. When an internal
clock is selected, gaps may be inserted between the data bytes. It is also possible to output a strobe
signal at pin STRB. When an external clock is selected, the overrun flag allows detection of
erroneous operation due to unwanted clock input.
Transfers can be started or aborted by input at pin CS. Abort is indicated by means of an abort
flag.
Clock
The serial clock can be selected from a choice of six internal clock sources or an external clock.
When an internal clock source is selected, pin SCK2 becomes the clock output pin.
240