HD6433832S Datasheet, PDF (492/560 Pages) Renesas Technology Corp – single-chip microcomputers

SCR3—Serial control register 3
H'AA
SCI3
Bit
Initial value
Read/Write
7
6
5
4
3
2
1
0
TIE
RIE
TE
RE MPIE TEIE CKE1 CKE0
0
0
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Clock enable
Bit 1 Bit 0
CKE1 CKE0
0
0
1
Communication Mode
Asynchronous
Synchronous
Asynchronous
Synchronous
1
0 Asynchronous
Synchronous
1 Asynchronous
Synchronous
Description
Clock Source
Internal clock
Internal clock
Internal clock
Reserved
External clock
External clock
Reserved
Reserved (Do not set
this combination)
SCK₃ Pin Function
I/O port
Serial clock output
Clock output
Reserved (Do not set
this combination)
Clock input
Serial clock input
Reserved
Reserved (Do not set
this combination)
Transmit end interrupt enable
0 Transmit end interrupt (TEI) disabled
1 Transmit end interrupt (TEI) enabled
Multiprocessor interrupt enable
0 Multiprocessor interrupt request disabled (ordinary receive operation)
[Clearing condition]
Multiprocessor bit receives a data value of 1
1 Multiprocessor interrupt request enabled
Until a multiprocessor bit value of 1 is received, the receive data full interrupt (RXI) and receive
error interrupt (ERI) are disabled, and serial status register (SSR) flags RDRF, FER, and
OER are not set.
Receive enable
0 Receive operation disabled (RXD is a general I/O port)
1 Receive operation enabled (RXD is the receive data pin)
Transmit enable
0 Transmit operation disabled (TXD is a general I/O port)
1 Transmit operation enabled (TXD is the transmit data pin)
Receive interrupt enable
0 Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled
1 Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled
Transmit interrupt enable
0 Transmit data empty interrupt request (TXI) disabled
1 Transmit data empty interrupt request (TXI) enabled
477