PXB4340E Datasheet, PDF (9/185 Pages) Infineon Technologies AG – ICs for Communications

3;%  (
/LVW RI )LJXUHV
3DJH
Figure 47:
Figure 48:
Figure 49:
Figure 50:
Figure 51:
Figure 52:
Figure 53:
Setup and Hold Time Definition (Single- and Multi-PHY) . . . . . . . . . . . . . . . . . 158
Tristate Timing (Multi-PHY, Multiple Devices Only) . . . . . . . . . . . . . . . . . . . . . 159
Interface Naming Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160
SSRAM Interface Generic Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
Cell Filter Detector Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168
Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169
Boundary-Scan Test Interface Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . 170
Data Sheet
0-9
04.2000