PXB4340E Datasheet, PDF (55/185 Pages) Infineon Technologies AG – ICs for Communications

3;%  (
5HJLVWHU 'HVFULSWLRQ
7DEOH 
DGU
KH[
$23 5HJLVWHU 2YHUYLHZ
UHJLVWHU
GHVFULSWLRQ
$6,& —3 UHVHW VHH SDJH
FRUH
YDOXH
,QWHUUXSW 5HJLVWHUV
D0
ISR0
Interrupt Status Register 0
rw
rw 0000_H
83
D1
ISR1
Interrupt Status Register 1
rw
rw 0000_H
84
D2
IMR0
Interrupt Mask Register 0
r
rw 0000_H
85
D3
IMR1
Interrupt Mask Register 1
r
rw 0000_H
85
D4
CIFL
Cell Insertion Fault Port bit map rw
r 0000_H
85
D5
CIFH
(downstream)
rw
r 0000_H
85
8WRSLD &RQILJXUDWLRQ 5HJLVWHUV
E0 UTCONF0
Config. UTOPIA ATM side
r
rw 0000_H
87
E1 UTCONF1
Config. UTOPIA PHY side
r
rw 0000_H
88
E2 UPRTENL
E3 UPRTENH
UTOPIA port 23..0 enable
upstream
r
rw 0000_H
89
r
rw 0000_H
89
E4 DPRTENL
E5 DPRTENH
UTOPIA port 23..0 enable
downstream
r
rw 0000_H
89
r
rw 0000_H
90
E6 OAMTHRU Threshold for forced OAM cell
r
rw 001E_H
90
insertion upstream
E7 OAMTHRD
Threshold for cell insertion
downstream
r
rw 0060_H
91
E8 BPTHRD
Queue backpressure level
downstream
r
rw 0060_H
91
Data Sheet
3-55
04.2000