PXB4340E Datasheet, PDF (69/185 Pages) Infineon Technologies AG – ICs for Communications

 7UDQVPLVVLRQ &RPPDQG 5HJLVWHU 70&5
Read/write Address 9C_H
Value after reset 0000_H

Unused

Unused
3;%  (
5HJLVWHU 'HVFULSWLRQ

ENCRC TXUP

TXDN
ENCRC
TXUP
TXDN
Enable automatic CRC-10 generation of inserted cell
0
No automatic CRC10. Must be provided by µP.
1
CRC10 automatically generated by AOP. It is inserted into
payload octets 47 and 48 (see VHFWLRQ ).
Writing this bit to 1 initiates insertion of the cell specified in registers
80...9A into upstream data path. Insertion is done with the next
available free cell cycle. After completed insertion TXUP is reset.
Writing this bit to 1 initiates insertion of the cell specified in registers
80_H...9A_H into the downstream data path. Insertion is done with the next
available free cell cycle. After completed insertion TXDN is reset.
1RWH ,W LV QRW SRVVLEOH WR VHW ERWK 7;83 DQG 7;'1 VLPXOWDQHRXVO\ 7;83 ZLOO EH VHW
1RWH 7KH FHOO WUDQVPLW UHJLVWHUV 7;5 DQG WKH WUDQVPLW FRPPDQG UHJLVWHU 70&5 LWVHOI DUH
ZULWH SURWHFWHG DV ORQJ DV RQH RI WKH LQVHUWLRQ FRPPDQG ELWV 7;83 RU 7;'1 LV VHW 7KLV
DYRLGV HUURQHRXV PRGLILFDWLRQ RI WKH FHOO GXULQJ WKH WUDQVPLVVLRQ SKDVH
Data Sheet
3-69
04.2000