PXB4340E Datasheet, PDF (108/185 Pages) Infineon Technologies AG – ICs for Communications

Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Data Sheet
3;%  (
5HJLVWHU 'HVFULSWLRQ
PAISMEN
0
F4 AIS monitoring disabled.
1
F4 AIS monitoring enabled.
State transition to AIS-failure state and out of AIS-failure
state is reported by use of the µP interrupt UPSTTR.
PCCMEN
0
F4 CC monitoring disabled.
1
F4 CC monitoring enabled.
State transition to LOC failure state and out of LOC failure
state is reported by use of the µP interrupt UPSTTR.
PARIEN
0
F4 AIS/RDI Cell insertion disabled.
1
F4 AIS/RDI Cell insertion enabled.
Independent of the reason for cell generation (forced
insertion by ARINS, physical error by µP register
PHYERR, detected LOC or AIS state) AIS/RDI cell
generation is always enabled with this flag. Used e.g. to
suppress RDI at endpoints of multicast connections.
PLOCFAI
1
F4 LOC failure state indication. Initialize to 0 at connection
setup. Do not change by µP in normal operation.
PLOCDEF
1
F4 LOC defect state indication. Initialize to 0 at connection
setup. Do not change by µP in normal operation.
PRDIFAI
1
F4 RDI failure state indication. Initialize to 0 at connection
setup. Do not change by µP in normal operation.
PRDIDEF
1
F4 RDI defect state indication. Initialize to 0 at connection
setup. Do not change by µP in normal operation.
PAISFAI
1
F4 AIS failure state indication. Initialize to 0 at connection
setup. Do not change by µP in normal operation.
PAISDEF
1
F4 AIS defect state indication. Initialize to 0 at connection
setup. Do not change by µP in normal operation.
3-108
04.2000