PXB4340E Datasheet, PDF (29/185 Pages) Infineon Technologies AG – ICs for Communications

3;%  (
)XQFWLRQDO 'HVFULSWLRQ
configured as an
F4 originating end point
F5
F5
configured as an
F4 intermediate point
configured as an
F4 terminating end point
configured as an
F5 terminating end point
end of the OAM flow
F4 AIS cell
3
1
F5 AIS cell
F5 AIS cell
4
F5 RDI cell
F5 RDI cell
AOPE
configured as an
F4 terminating end point
F4 RDI cell
2
AOPE
configured as an
F4 intermediate point
AOPE
configured as an
F4 originating end point
AOPE
configured as an
F5 originating end point
begin of the OAM flow
for all VCCs in one VPC:
F5 AIS cells are sent
line broken
discard F4 AIS cell
discard F4 RDI cell
)LJXUH  93$,65',)ORZ )$,65',)ORZ
• Discard of VP-AIS cells (see ILJXUH , marker €)
• Execution of the (VP-)AIS state diagram shown in ILJXUH  for the respective VPC.
• Insertion of VP-RDI cells in backward direction. This informs the originating endpoint of the
VPC about the failure. RDI makes sense in cases where the failure of the line affects only one
direction. The automatic RDI generation in backward direction assumes bi-directional
connections with the same identifier (LCI) in both directions (see ILJXUH , marker ó).
• Insertion of VC-AIS cells in forward direction for each VCC of this VPC. This informs all users
sharing this VPC about the failure in the network (see ILJXUH , marker ì).
• Declaration of AIS/RDI IDLOXUH states after 3.5 seconds (standard) persistence of AIS defect
state. The cell insertions continue unaffected.
At the originating endpoint of the VPC the following actions are perfomed:
• Discard of VP-RDI cells (see ILJXUH , marker ö)
• Execution of the RDI state diagram shown in ILJXUH .
• Declaration of RDI failure state after 3.5 seconds (standard) duration of RDI defect state.
The AIS state diagram executed at the sink endpoint of a connection is shown in ILJXUH . Note
that in accordance for the anomaly-defect-failure mechanism only transitions to and from failure
state are notified to the microprocessor. This avoids unnecessary interrupts.
Data Sheet
2-29
04.2000