PXB4340E Datasheet, PDF (147/185 Pages) Infineon Technologies AG – ICs for Communications

3;%  (
3LQ 'HVFULSWLRQ
Pin Definitions and Functions
3LQ 1R
6\PERO
,QSXW , )XQFWLRQ
2XWSXW 2
&RQQHFWLRQ 'DWD 665$0 'RZQVWUHDP  SLQV
T3, U1, U4, _RDATD
I/O
V2, U3, V1, _(31:0)
W2, W1, V3,
Y2, W4, Y1,
W3, AA2, Y4,
AA1, Y3, AB2,
AB1, AC2,
AB4, AC1,
AB3, AD2,
AC3, AD1,
AF2, AE3,
AF3, AE4,
AD4, AF4 ²⁾
N2, L3, M1, _RADRD
O
L1, K3, U2, _(14:0)
R4, N1, M4,
J1, K2, J3, K1,
K4, L2
T1
RADVD
O
T2
ROED
O
R1
RGWD
O
P1
RCE0D
O
N3
RCE1D
O
R2
RCE2D
O
P3
RCE3D
O
R3
RSCD
O
Databus of Downstream Connection RAM
Address bus of Downstream Connection RAM
Address Advance Input
Output Enable
Global Write
Chip Enable RAM 0
Chip Enable RAM 1
Chip Enable RAM 2, not used in 2x2M mode
Chip Enable RAM 3 or Adr(15) in 2x2M mode
Status Controller RAM
Data Sheet
5-147
04.2000