English
Language : 

PXB4340E Datasheet, PDF (71/185 Pages) Infineon Technologies AG – ICs for Communications
◁
3;%  (
5HJLVWHU 'HVFULSWLRQ
 3HUIRUPDQFH 0RQLWRULQJ &RQILJXUDWLRQ 5HJLVWHUV
These registers define the thresholds in the PM data collection algorithm described in ILJXUH 26.
The referenced counters are located in the PM Data Collection RAM (see VHFWLRQ 3.9.6).
 8SVWUHDP 0D[LPXP /RVW FHOOV 80/267
Read/write Address A0H
Value after reset 0000H
Recommended value 0003H.
UMLOST(15:0) holds the global MLOST threshold (CLP0+1 cells) for the PM data collection in
upstream direction. A PM block with more than MLOST lost cells is considered severely errored
by the data collection algorithm. Accordingly the SECB counter is incremented. If less or equal
MLOST cells are missing the lost cell counters are incremented.
 8SVWUHDP 0D[LPXP 0LVLQVHUWHG FHOOV 800,6,16
Read/write Address A1H
Value after reset 0000H
Recommended value 0002H.
UMISINS(15:0) holds the global MMISINS threshold for the PM data collection in upstream
direction. A PM block with more than MMISINS misinserted cells is considered severely errored
by the data collection algorithm. Accordingly the SECB counter is incremented. If less or equal
MMISINS cells are misinserted the misinserted cell counters are incremented.
 8SVWUHDP 0D[LPXP /RVW &/3 FHOOV 80/267
Read/write Address A2H
Value after reset 0000H
Recommended value 0003H.
UMLOST0(15:0) holds the global MLOST0 threshold (CLP0 cells only) for the PM data collection
in upstream direction. A PM block with more than MLOST0 lost cells is considered severely
errored by the data collection algorithm. Accordingly the SECB counter is incremented. If less
or equal MLOST0 cells are missing the lost cell counters are incremented.
 8SVWUHDP 0D[LPXP (UURUV 80(55
Read/write Address A3H
Value after reset 0000H
Recommended value 0003H.
UMERR(15:0) holds the global MERR threshold for the PM data collection in upstream direction.
A BR cell carrying a block error result BLER value greater than MERR denotes a severely
errored block. Accordingly the SECB counter is incremented. If BLER is less or equal MERR the
BLER value is added to the error counter ERRC.
Data Sheet
3-71
04.2000
 ▷