HD6433802H Datasheet, PDF (99/435 Pages) Hitachi Semiconductor – Single-Chip Microcomputer

In the above example, an IRQ0 interrupt occurs while the AND.B instruction is executed. Since
not only the original target IRRI1, but also IRRI0 is cleared to 0, the IRQ0 interrupt becomes
invalid.
81