HD6433802H Datasheet, PDF (58/435 Pages) Hitachi Semiconductor – Single-Chip Microcomputer

2.6 Basic Operational Timing
CPU operation is synchronized by a system clock (ø) or a subclock (ø_SUB). For details on these
clock signals see section 4, Clock Pulse Generators. The period from a rising edge of ø or ø_SUB to
the next rising edge is called one state. A bus cycle consists of two states or three states. The
cycle differs depending on whether access is to on-chip memory or to on-chip peripheral modules.
2.6.1 Access to On-Chip Memory (RAM, ROM)
Access to on-chip memory takes place in two states. The data bus width is 16 bits, allowing
access in byte or word size. Figure 2.11 shows the on-chip memory access cycle.
ø or ø_SUB
Bus cycle
T₁ state
T₂ state
Internal address bus
Address
Internal read signal
Internal data bus
(read access)
Read data
Internal write signal
Internal data bus
(write access)
Write data
Figure 2.11 On-Chip Memory Access Cycle
40