English
Language : 

DS003-1 Datasheet, PDF (71/76 Pages) Xilinx, Inc – Fast, high-density Field-Programmable Gate Arrays
R
BG560 Pin Function Diagram
Virtex™ 2.5 V Field Programmable Gate Arrays
A G S ✳✳✳RG✳✳O✳G✳G✳O 3 GRGV O✳G✳O✳✳GO✳GG A
B GO r ✳✳G✳✳G✳✳ VOV G✳✳V O✳✳✳G✳✳✳GV ✳✳GOT B
C ✳GOK ✳✳✳✳✳✳✳✳✳✳✳✳✳✳✳✳✳ V✳V ✳✳✳✳✳✳n O✳ C
D O✳✳BTWR✳✳ r R✳ r ✳✳R 2 ✳✳R✳✳✳✳✳R✳✳ r ✳ r ✳O D
E G ✳ ✳ ➉OT r ✳V ✳ ✳V ✳ ✳ R ✳ ✳ ✳ ✳ ✳ r ✳ R r ✳ ✳ R ✳ T ✳ R ✳ ✳ E
F ✳V ✳✳✳
Bank 1
Bank 0
✳✳✳G✳ F
G ✳G✳✳R
✳✳R✳G G
H O✳✳R✳
✳V ✳ r ✳ H
J V ✳✳✳✳
✳✳✳G✳ J
K G ✳ ➀ ✳ r Bank 2
Bank 7 ✳ ✳ R V O K
L ✳G✳ ➁R
✳✳✳✳ r L
M O✳V✳✳
✳✳✳✳G M
N V ✳✳✳ r
V✳✳OV N
P G✳ ➂R ✳
✳✳R✳G P
R RO✳✳✳
BG560
✳✳✳G✳ R
T G✳✳✳✳
(Top View)
✳✳R✳O T
U ✳✳✳✳V
✳V ✳✳✳ U
V O✳✳R✳
R✳✳✳G V
W ✳G✳ ➃R
✳✳✳O✳ W
Y GV ✳✳✳
✳✳V RG Y
AA ✳ O ✳ r ✳
✳ r ✳ ✳ ✳ AA
AB G V ✳ ✳ ➄
✳ ✳ ✳ V O AB
AC ✳ n ✳ ➅ ✳ Bank 3
Bank 6 ✳ ✳ ✳ G ✳ AC
AD O V R ✳ ✳
✳ ✳ R V G AD
AE ✳ G ✳ ✳ R
R ✳ r ✳ ✳ AE
AF r ✳ ✳ ✳ ✳
✳ ✳ ✳ ✳ O AF
AG G ✳ V ✳ ✳
Bank 4
Bank 5
✳ ✳ V G ✳ AG
AH ✳ G ✳ r I
✳ r ✳ ✳ ✳ AH
AJ ✳ ✳ ✳ ➆ D ✳ ✳ ✳ ✳ ✳ ✳ ✳ V ✳ ✳ ✳ 1 R ✳ ✳ ✳ ✳ ✳ ✳ R ✳ ✳ + ❿ ✳ ✳ ✳ G AJ
AK O R ✳ n ✳ ✳ ✳ V ✳ ✳ V ✳ r ✳ ✳ ✳ V ✳ ✳ V ✳ ✳ ✳ ✳ ✳ ✳ ✳ r – ❶ ✳ R O AK
AL ✳ O n ✳ ✳ ✳ R ✳ r R ✳ ✳ ✳ V ✳ R Ø ✳ ✳ R ✳ V ✳ R ✳ ✳ V ✳ R ✳ O G ✳ AL
AM P O G R ✳ ✳ G ✳ ✳ ✳ G ✳ ✳ R O ✳ ✳ ✳ G ✳ O ✳ ✳ ✳ G r ✳ G ✳ ✳ ✳ O G AM
AN G G r O G ✳ ✳ O ✳ G ✳ O ✳ G ✳ G ✳ O ✳ G ✳ G r O V ✳ G ✳ ✳ O ✳ ❷ G AN
Figure 7: BG560 Pin Function Diagram
DS003_22_100300
DS003-4 (v2.8) July 19, 2002
Production Product Specification
www.xilinx.com
1-800-255-7778
Module 4 of 4
23