DS003-1 Datasheet, PDF (44/76 Pages) Xilinx, Inc – Fast, high-density Field-Programmable Gate Arrays

Virtex™ 2.5 V Field Programmable Gate Arrays
R
Global Clock Set-Up and Hold for LVTTL Standard, without DLL
Speed Grade
Description
Symbol
Device
Min
-6
-5
-4
Units
Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard.⁽²⁾ For data input with different
standards, adjust the setup time delay by the values shown in Input Delay Adjustments.
Full Delay
Global Clock and IFF, without
DLL
T_PSFD/T_PHFD
XCV50
0.6 / 0 2.3 / 0 2.6 / 0 2.9 / 0 ns,
min
XCV100 0.6 / 0 2.3 / 0 2.6 / 0 3.0 / 0 ns,
min
XCV150 0.6 / 0 2.4 / 0 2.7 / 0 3.1 / 0 ns,
min
XCV200 0.7 / 0 2.5 / 0 2.8 / 0 3.2 / 0 ns,
min
XCV300 0.7 / 0 2.5 / 0 2.8 / 0 3.2 / 0 ns,
min
XCV400 0.7 / 0 2.6 / 0 2.9 / 0 3.3 / 0 ns,
min
XCV600 0.7 / 0 2.6 / 0 2.9 / 0 3.3 / 0 ns,
min
XCV800 0.7 / 0 2.7 / 0 3.1 / 0 3.5 / 0 ns,
min
IFF = Input Flip-Flop or Latch
XCV1000 0.7 / 0 2.8 / 0 3.1 / 0 3.6 / 0 ns,
min
Notes: Notes:
1. Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.
2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but
if a "0" is listed, there is no positive hold time.
Module 3 of 4
20
www.xilinx.com
1-800-255-7778
DS003-3 (v3.2) September 10, 2002
Production Product Specification