English
Language : 

DS003-1 Datasheet, PDF (33/76 Pages) Xilinx, Inc – Fast, high-density Field-Programmable Gate Arrays
R
Virtex™ 2.5 V Field Programmable Gate Arrays
IOB Output Switching Characteristics Standard Adjustments
Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust
the delays by the values shown.
Description
Symbol
Standard (1)
Speed Grade
Unit
Min
-6
-5
-4
s
Output Delay Adjustments
Standard-specific adjustments for
TOLVTTL_S2 LVTTL, Slow, 2 mA
4.2
14.7 15.8 17.0
ns
output delays terminating at pads
(based on standard capacitive load,
TOLVTTL_S4
4 mA
2.5
7.5
8.0
8.6
ns
Csl)
TOLVTTL_S6
6 mA
1.8
4.8
5.1
5.6
ns
TOLVTTL_S8
8 mA
1.2
3.0
3.3
3.5
ns
TOLVTTL_S12
12 mA
1.0
1.9
2.1
2.2
ns
TOLVTTL_S16
16 mA
0.9
1.7
1.9
2.0
ns
TOLVTTL_S24
24 mA
0.8
1.3
1.4
1.6
ns
TOLVTTL_F2 LVTTL, Fast, 2mA
1.9
13.1 14.0 15.1
ns
TOLVTTL_F4
4 mA
0.7
5.3
5.7
6.1
ns
TOLVTTL_F6
6 mA
0.2
3.1
3.3
3.6
ns
TOLVTTL_F8
8 mA
0.1
1.0
1.1
1.2
ns
TOLVTTL_F12
12 mA
0
0
0
0
ns
TOLVTTL_F16
16 mA
–0.10 –0.05 –0.05 –0.05 ns
TOLVTTL_F24
24 mA
–0.10 –0.20 –0.21 –0.23 ns
TOLVCMOS2
LVCMOS2
0.10 0.10 0.11 0.12 ns
TOPCI33_3 PCI, 33 MHz, 3.3 V 0.50
2.3
2.5
2.7
ns
TOPCI33_5 PCI, 33 MHz, 5.0 V 0.40
2.8
3.0
3.3
ns
TOPCI66_3 PCI, 66 MHz, 3.3 V 0.10 –0.40 –0.42 –0.46 ns
TOGTL
GTL
0.6 0.50 0.54 0.6
ns
TOGTLP
GTL+
0.7
0.8
0.9
1.0
ns
TOHSTL_I
HSTL I
0.10 –0.50 –0.53 –0.5 ns
TOHSTL_III
HSTL III
–0.10 –0.9 –0.9 –1.0 ns
TOHSTL_IV
HSTL IV
–0.20 –1.0 –1.0 –1.1 ns
TOSSTL2_I
SSTL2 I
–0.10 –0.50 –0.53 –0.5 ns
TOSSLT2_II
SSTL2 II
–0.20 –0.9 –0.9 –1.0 ns
TOSSTL3_I
SSTL3 I
–0.20 –0.50 –0.53 –0.5 ns
TOSSTL3_II
SSTL3 II
–0.30 –1.0 –1.0 –1.1 ns
TOCTT
CTT
0
–0.6 –0.6 –0.6 ns
TOAGP
AGP
0
–0.9 –0.9 –1.0 ns
Notes:
1. Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see
Table 2 and Table 3.
DS003-3 (v3.2) September 10, 2002
Production Product Specification
www.xilinx.com
1-800-255-7778
Module 3 of 4
9