English
Language : 

DS003-1 Datasheet, PDF (67/76 Pages) Xilinx, Inc – Fast, high-density Field-Programmable Gate Arrays
R
PQ240/HQ240 Pin Function Diagram
Virtex™ 2.5 V Field Programmable Gate Arrays
T✳ ✳ G✳ r G V ✳✳ G✳ r 3G ✳✳ R ✳ r ✳O ✳ r R ✳ r WT T
O ✳ r ✳R r ✳O ✳ r ✳ R✳ VO 2 r ✳ G✳ ✳ VG r ✳ G ✳✳ SG
1G
3
T
✳
5
✳
r
7
✳
✳
9
G
R
11
✳
r
13
r
✳
15
G
O
17
19
V
✳✳
r
21
23
✳
✳G
R
25
✳
✳
27
29
31
33
r
✳✳
GO
✳V
r
35
✳
✳
37
R
G
39
✳
✳
41
r
✳
43
✳
V
45 GO
47 r ✳
49
r
✳
51
R
G
53 ✳✳
55
r
✳
57
59
✳
✳❶
G
❿
Bank 7
Bank 6
Bank 0
Bank 1
PQ240/HQ240
(Top view)
Pins are shown staggered
for readability
Bank 5
Bank 4
Bank 2
Bank 3
O
K
179
B
➉
177
✳
r
175
✳
✳
173
G
R
171
✳ r 169
r
➀
167
G
O
165
V
➁
163
✳
r
161
✳
✳
159
G
R
157
➂
r✳
✳
155
153
✳
G
151
O
✳
149
V
r
147
✳
R➃
G
145
143
✳
✳
141
r
➄✳
OV
G
139
137
135
➅
r
133
r
✳
131
R
G
129
✳
✳
127
r
✳
125
➆
I
123
PO 121
❷✳ r ✳R r ✳ O ✳ r ✳R ✳ VO Ø r ✳ G✳ ✳V G r ✳ G✳ ✳ ✳D
O ✳✳ ✳G ✳ r G V✳ ✳ G✳ r 1 G ✳✳ R✳ r ✳O ✳ r R ✳ r ✳G
Figure 3: PQ240/HQ240 Pin Function Diagram
DS003-4 (v2.8) July 19, 2002
Production Product Specification
www.xilinx.com
1-800-255-7778
Module 4 of 4
19