English
Language : 

LM3S5D91 Datasheet, PDF (36/1340 Pages) Texas Instruments – Stellaris® LM3S5D91 Microcontroller
Table of Contents
Register 325: USB VBUS Droop Control (USBVDC), offset 0x430 ....................................................... 1047
Register 326: USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS), offset 0x434 .................. 1048
Register 327: USB VBUS Droop Control Interrupt Mask (USBVDCIM), offset 0x438 ............................. 1049
Register 328: USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC), offset 0x43C .......... 1050
Register 329: USB ID Valid Detect Raw Interrupt Status (USBIDVRIS), offset 0x444 ............................. 1051
Register 330: USB ID Valid Detect Interrupt Mask (USBIDVIM), offset 0x448 ........................................ 1052
Register 331: USB ID Valid Detect Interrupt Status and Clear (USBIDVISC), offset 0x44C .................... 1053
Register 332: USB DMA Select (USBDMASEL), offset 0x450 .............................................................. 1054
Analog Comparators ................................................................................................................. 1056
Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000 ................................ 1063
Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004 ..................................... 1064
Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008 ....................................... 1065
Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010 ..................... 1066
Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020 ................................................... 1067
Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040 ................................................... 1067
Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x060 ................................................... 1067
Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x024 ................................................... 1068
Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x044 ................................................... 1068
Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x064 ................................................... 1068
Pulse Width Modulator (PWM) .................................................................................................. 1070
Register 1: PWM Master Control (PWMCTL), offset 0x000 .............................................................. 1086
Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004 ......................................................... 1088
Register 3: PWM Output Enable (PWMENABLE), offset 0x008 ........................................................ 1089
Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C ..................................................... 1091
Register 5: PWM Output Fault (PWMFAULT), offset 0x010 .............................................................. 1093
Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014 ......................................................... 1095
Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018 ...................................................... 1097
Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C .............................................. 1100
Register 9: PWM Status (PWMSTATUS), offset 0x020 .................................................................... 1103
Register 10: PWM Fault Condition Value (PWMFAULTVAL), offset 0x024 ........................................... 1105
Register 11: PWM Enable Update (PWMENUPD), offset 0x028 ......................................................... 1107
Register 12: PWM0 Control (PWM0CTL), offset 0x040 ...................................................................... 1111
Register 13: PWM1 Control (PWM1CTL), offset 0x080 ...................................................................... 1111
Register 14: PWM2 Control (PWM2CTL), offset 0x0C0 ..................................................................... 1111
Register 15: PWM3 Control (PWM3CTL), offset 0x100 ...................................................................... 1111
Register 16: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 ................................... 1116
Register 17: PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 ................................... 1116
Register 18: PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4 ................................... 1116
Register 19: PWM3 Interrupt and Trigger Enable (PWM3INTEN), offset 0x104 ................................... 1116
Register 20: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 ................................................... 1119
Register 21: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 ................................................... 1119
Register 22: PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8 .................................................. 1119
Register 23: PWM3 Raw Interrupt Status (PWM3RIS), offset 0x108 ................................................... 1119
Register 24: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C .......................................... 1121
Register 25: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C .......................................... 1121
Register 26: PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC .......................................... 1121
Register 27: PWM3 Interrupt Status and Clear (PWM3ISC), offset 0x10C .......................................... 1121
Register 28: PWM0 Load (PWM0LOAD), offset 0x050 ...................................................................... 1123
36
January 22, 2012
Texas Instruments-Production Data