 English |
|
|
|
|
|
|
|
| S71PL129JC0 Datasheet, PDF (72/149 Pages) SPANSION – Stacked Multi-Chip Product (MCP) Flash Memory | |||
| |||
| ◁ |
Advance Information
Addresses
tAS
CE#
OE#
tWC
Valid PA
tAH
tWP
tRC
Valid RA
tACC
tCE
tOE
tOEH
tWC
Valid PA
tWC
Valid PA
tAS
tCPH
tAH
tCP
tGHWL
WE#
Data
tWPH
tDS
tDH
Valid
In
tDF
tOH
Valid
Out
Valid
In
Valid
In
WE# Controlled Write Cycle
tSR/W
Read Cycle
CE# Controlled Write Cycles
Figure 17. Back-to-back Read/Write Cycle Timings
Addresses
CE#
OE#
WE#
DQ7
tRC
VA
tACC
tCE
tCH
tOEH
tOE
tDF
tOH
Complement
VA
Complement True
VA
Valid Data
High Z
DQ6âDQ0
RY/BY#
tBUSY
Status Data
Status Data True
Valid Data
High Z
Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array
data read cycle
Figure 18. Data# Polling Timings (During Embedded Algorithms)
72
S29PL129J for MCP
S29PL129J_MCP_00_A0 June 4, 2004
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese