English
Language : 

M16C6S_09 Datasheet, PDF (84/208 Pages) Renesas Technology Corp – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M16C/6S Group
Timer A
Timer Ai mode register (i=0 to 4)
(When not using two-phase pulse signal processing)
b7 b6 b5 b4 b3 b2 b1 b0
0
01
Symbol
TA0MR to TA4MR
Address
After reset
039616 to 039A16
0016
Bit symbol
TMOD0
TMOD1
MR0
MR1
MR2
MR3
TCK0
Bit name
Function
RWW
Operation mode select bit
Pulse output function
select bit
Count polarity
select bit (Note 3)
b1 b0
RW
0 1 : Event counter mode (Note 1)
RW
0 : Pulse is not output
(TAiOUT pin functions as I/O port)
1 : Pulse is output (Note 2)
RW
(TAiOUT pin functions as pulse output pin)
0 : Counts external signal's falling edge RW
1 : Counts external signal's rising edge
Up/down switching
cause select bit
0 : UDF register
1 : Input signal to TAiOUT pin (Note 4) RW
Must be set to “0” in event counter mode
RW
Count operation type
0 : Reload type
select bit
1 : Free-run type
RW
TCK1
Can be “0” or “1” when not using two-phase pulse signal
processing
RW
Note 1: During event counter mode, the count source can be selected using the ONSF and TRGSR
registers.
Note 2: TA0OUT pin is N-channel open drain output.
Note 3: Effective when the TAiGH and TAiGL bits of ONSF or TRGSR register are ‘002’ (TAiIN pin input).
Note 4: Count down when input on TAiOUT pin is low or count up when input on that pin is high. The port
direction bit for TAiOUT pin must be set to “0” (= input mode).
Figure 1.12.7. TAiMR Register in Event Counter Mode (when not using two-phase pulse signal
processing)
Rev.5.01 Dec 10, 2009 page 84 of 201
REJ03B0014-0501