M16C6S_09 Datasheet, PDF (207/208 Pages) Renesas Technology Corp – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Rev. Date
Page
Description
Summary
5.00 Apr 24, 2009 92 “UARTi (i=0 to 2)” is revised.
117 Table 1.16.1 “Error detection” is revised.
147 Table 1.18.1 title “(Excluding Analog Pins)” is added.
148 Figure 1.18.10 title “(Excluding Analog Pins)” is added.
149 Table 1.19.1 Topr is revised, Note 1 is revised.
150 Table 1.19.2 “VCC1” → “VCC” , Note 1 is revised.
152 Table 1.19.5 Note is deleted.
153 Table 1.19.6 Note is revised.
154 Table 1.19.7 Standard “95” is added. Note is revised.
155 to 157 Timing Requirements “-20 to 85°C” → “-20 to 85°C/-40 to 85°C/-40 to 105°C”
160 parallel writer → parallel programmer
Table 1.20.1 “Block 0 to 5” → “Block 0 to 4”
“See Figure 20.2.1 to 20.2.3” → “See Figure 1.20.1”
161 “The boot ROM area is located ... in parallel input/output mode.” → “The boot
ROM area is reserved. The rewrite control program ... the area cannot be rewritten.”
164 “In CPU mode, only the user ROM area ... the boot ROM area cannot be rewritten.” is deleted.
178 Standard Serial I/O Mode “The main clock f1 is 5.12 MHz in this mode.” is added.
180 serial writer → serial programmer
183 (1)Transmitting path is revised.
184 Table 1.23.1 title “-20 to 85°C” → “-20 to 85°C/-40 to 85°C/-40 to 105°C”
186 Table 1.23.2 title “-25°C” → “25°C”
187 Figure 1.23.4 is revised.
188 to 197 “Usage Notes” is added.
200 4. Other DLL implementations “the last three years” → “many years”
5.01 Dec 10, 2009 2 Table 1.1.1 Memory Capacity; ROM is revised
5 Table 1.1.4 “M306S0F8DGP” is added,
Figure 1.1.2 ROM capacity “8: 64K bytes” is added
10 Figure 1.2.1 Internal ROM “64K bytes” is added, Note 1 is revised
26 Figure 1.6.4 Internal ROM “64K bytes” is added
161 Figure 1.20.1 is added
162 Figure 1.20.2 title “(ROM Capacity 96K bytes)” is added.
A-6