MC68HC11PH8 Datasheet, PDF (69/264 Pages) Motorola, Inc – High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit

PH8.DS03/Modes+mem
—this line does not form part of the document—
[DS97 v 4.1] 08/Apr/97@13:55
1
3.4
EPROM, EEPROM and CONFIG register
2
3.4.1 EPROM
Using the on-chip EPROM programming feature requires an external power supply (V_PPE). Normal
3
programming is accomplished using the EPROG register. Program EPROM at room temperature
only and place an opaque label over the quartz window during and after programming.
The CSEL bit in the OPTION register selects an on-chip oscillator clock for programming the
4
EPROM while operating at frequencies below 1MHz.
The erased state of each EPROM byte is $FF.
5
3.4.1.1 EPROG — EPROM programming control register
EPROM programming (EPROG)
Address bit 7
$002B MBE
bit 6 bit 5 bit 4 bit 3 bit 2
0 ELAT EXCOL EXROW 0
bit 1
bit 0
State
on reset
0 EPGM 0000 0000
MBE — Multiple byte program enable
This bit may be read or written only in special modes; it will always read zero in normal modes.
1 (set) – Program 12 bytes with the same data.
0 (clear) – Normal programming.
EPROM is made up of three blocks of 16K bytes. When programming, address bits 4 and 7 are
ignored, so that 4 addresses per block are programmed simultaneously. Address bits 14 and 15
are also ignored so that a total of twelve addresses are written at once, four in each 16K byte block.
For example, with the EPROM mapped to $4000–$FFF, a write to $4026 will actually program
$4026, $4036, $40A6, $40B6, $8026, $8036, $80A6, $80B6, $C026, $C036. $C0A6 and $C0B6
(i.e. %xx00 0000 x01x 0110).
Bits [6, 2, 1] — Not implemented; always read zero.
6
7
8
9
10
11
ELAT — EPROM latch control
ELAT may be read and written at any time.
1 (set) – EPROM address and data buses configured for programming.
EPROM cannot be read.
0 (clear) – EPROM address and data buses configured for normal operation.
When set, this bit causes the address and data for writes to the EPROM to be latched.
12
13
14
MC68HC11PH8
OPERATING MODES AND ON-CHIP MEMORY
¬^TPG
MOTOROLA
3-23
15